The SN54125, SN54126, SN74125, SN74126, and SN54LS126A are obsolete and are no longer supplied.

SN54125, SN54126, SN54LS125A, SN54LS126A, SN74125, SN74126, SN74LS125A, SN74LS126A QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS


SDLS044A - DECEMBER 1983 - REVISED MARCH 2002

- Quad Bus Buffers
- 3-State Outputs
- Separate Control for Each Channel

description


These bus buffers feature three-state outputs that, when enabled, have the low impedance characteristics of a TTL output with additional drive capability at high logic levels to permit driving heavily loaded bus lines without external pullup resistors. When disabled, both output transistors are turned off, presenting a high-impedance state to the bus so the output will act neither as a significant load nor as a driver. The '125 and 'LS125A devices' outputs are disabled when \overline{G} is high. The '126 and 'LS126A devices' outputs are disabled when G is low.

SN54125, SN54126, SN54LS125A, SN54LS126A... J OR W PACKAGE SN74125, SN74126... N PACKAGE SN74LS125A, SN74LS126A... D, N, OR NS PACKAGE (TOP VIEW)



*G on '125 and 'LS125A devices; G on 126 and 'LS126A devices

SN54LS125A, SN54LS126A . . . FK PACKAGE (TOP VIEW)



*G on '125 and 'LS125A devices; G on 126 and 'LS126A devices NC – No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SN54125, SN54126, SN54LS125A, SN54LS126A, SN74125, SN74126, SN74LS125A, SN74LS126A QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS

SDLS044A - DECEMBER 1983 - REVISED MARCH 2002


The SN54125, SN54126, SN74125, SN74126, and SN54LS126A are obsolete and are no longer supplied.

ORDERING INFORMATION

TA	PACI	(AGE [†]	ORDERABLE PART NUMBER	TOP-SIDE Marking
	PDIP – N	Tube	SN74LS125AN	SN74LS125AN
	PDIP - N	Tube	SN74LS126AN	SN74LS126AN
		Tube	SN74LS125AD	LS125A
000 to 7000	SOIC – D	Tape and reel	SN74LS125ADR	L5 125A
0°C to 70°C	201C – D	Tube	SN74LS126AD	LS126A
		Tape and reel	SN74LS126ADR	LS 120A
	SOP – NS	Tape and reel	SN74LS125ANSR	74LS125A
	30F = N3	Tape and reel	SN74LS126ANSR	74LS126A
	CDIP – J	Tube	SN54LS125AJ	SN54LS125AJ
–55°C to 125°C	CDIP = 3	Tube	SNJ54LS125AJ	SNJ54LS125AJ
	CFP – W	Tube	SNJ54LS125AW	SNJ54LS125AW
	LCCC - FK	Tube	SNJ54LS125AFK	SNJ54LS125AFK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.


logic diagram (each gate)






SDLS044A – DECEMBER 1983 – REVISED MARCH 2002

schematics (each gate)





absolute maximum ratings over operating free-air temperature (unless otherwise noted) \dagger ('125 and '126)

Supply voltage, V _{CC} (see Note 1)	7 V
Input voltage, V _I	5.5 V
Package thermal impedance, θ_{JA} (see Note 2):N package	80°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. Voltage values are with respect to network ground terminal.

2. The package termal impedance is calculated in accordance with JESD 51-7.




SN54125, SN54126, SN54LS125A, SN54LS126A, SN74125, SN74126, SN74LS125A, SN74LS126A QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS

The SN54125, SN54126, SN74125, SN74126, and SN54LS126A are obsolete and are no longer supplied.

SDLS044A - DECEMBER 1983 - REVISED MARCH 2002

schematics (each gate)



'LS126A CIRCUITS VCC 18 kΩŞ 12 kΩ 8 kΩ § 18 kΩ 6 kΩ ≶ 4 kΩ ≷ 50 Ω **INPUT G** OUTPUT 20 kΩ 750 Ω ₹ أ\$1.5 kΩ 5 kΩ GND INPUT A

Resistor values shown are nominal.

absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†] ('LS125A and 'LS126A)

Supply voltage, V _{CC} (see Note 1)	
Input voltage, V _I	
Package thermal impedance, θ_{JA} (see Note 2): D package	86°C/W
N package	80°C/W
NS package	e 76°C/W
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. Voltage values are with respect to network ground terminal.
 - 2. The package termal impedance is calculated in accordance with JESD 51-7.



SN54125, SN54126, SN54LS125A, SN54LS126A, SN74125, SN74126, SN74LS125A, SN74LS126A QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS

The SN54125, SN54126, SN74125, SN74126, and SN54LS126A are obsolete and are no longer supplied.

recommended operating conditions

		SN54125 SN54126			SN74125 SN74126			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.8			0.8	V
ЮН	High-level output current			-2			-5.2	mA
loL	Low-level output current			16			16	mA
TA	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS [†]			SN54125 SN54126			SN74125 SN74126		UNIT
			MIN	TYP‡	MAX	MIN	TYP‡	MAX		
VIK	V _{CC} = MIN,	I _I = -12 mA				-1.5			-1.5	V
V	V _{CC} = MIN,	V _{IH} = 2 V,	$I_{OH} = -2 \text{ mA}$	2.4	3.3					V
V _{OH}	V _{IL} = 0.8 V		$I_{OH} = -5.2 \text{ mA}$				2.4	3.1		V
V _{OL}	$V_{CC} = MIN$, $I_{OL} = 16 \text{ mA}$	V _{IH} = 2 V,	V _{IL} = 0.8 V,			0.4			0.4	V
	V _{CC} = MAX	V _{IH} = 2 V,	V _O = 2.4 V			40			40	0
loz	V _{IL} = 0.8 V		$V_0 = 0.4 V$			-40			-40	μΑ
ΙĮ	$V_{CC} = MAX$,	V _I = 6.5 V				1			1	mA
lіН	V _{CC} = MAX,	V _I = 2.4 V				40			40	μΑ
I _{IL}	V _{CC} = MAX,	V _I = 0.4 V				-1.6			-1.6	mA
I _{OS} §	V _{CC} = MAX			-30		-70	-28		–70	mA
laa	V _{CC} = MAX		'125		32	54		32	54	mΛ
Icc	(see Note 3)		'126		36	62		36	62	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 3: Data inputs = 0 V; output control = 4.5 V for '125 and 0 V for '126.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (see Figure 1)

PARAMETER	TEST CONDITIONS			SN54125 SN74125			SN54126 SN74126		
			MIN	TYP	MAX	MIN	TYP	MAX	
^t PLH	$R_1 = 400 \Omega$	C ₁ = 50 pF		8	13		8	13	ns
^t PHL	11 - 400 22,	оц – 30 рі		12	18		12	18	113
^t PZH	$R_1 = 400 \Omega$	C ₁ = 50 pF		11	17		11	18	ns
^t PZL	NL - 400 22,	ог – 20 ы		16	25		16	25	115
^t PHZ	$R_1 = 400 \Omega$	C _I = 5 pF		5	8		10	16	ne
^t PLZ	IVE - 400 22,	OL - 9 PF		7	12		12	18	ns



[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§] Not more than one output should be shorted at a time.

SN54125, SN54126, SN54LS125A, SN54LS126A, SN74125, SN74126, SN74LS125A, SN74LS126A **QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS**

SDLS044A - DECEMBER 1983 - REVISED MARCH 2002

The SN54125, SN54126, SN74125, SN74126, and SN54LS126A are obsolete and are no longer supplied.

recommended operating conditions

		SN54LS125A SN54LS126A		SN74LS125A SN74LS126A			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.7			0.8	V
ЮН	High-level output current			-1			-2.6	mA
loL	Low-level output current			12			24	mA
TA	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS [†]				I54LS12 I54LS12	_		74LS125 74LS126		UNIT
				MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V_{IK}	V _{CC} = MIN,	$I_{I} = -18 \text{ mA}$				-1.5			-1.5	V
V	V _{CC} = MIN,	$V_{IL} = 0.7 V$,	$I_{OH} = -1 \text{ mA}$	2.4						V
Voн	V _{IH} = 2 V	V _{IL} = 0.8 V	$I_{OH} = -2.6 \text{ mA}$				2.4			V
		$V_{IL} = 0.7 V$,	I _{OL} = 12 mA		0.25	0.4				
v_{OL}	V _{CC} = MIN, V _{IH} = 2 V	$V_{IL} = 0.8 V$,	I _{OL} = 12 mA					0.25	0.4	V
	VIH - Z V	$V_{IL} = 0.8 V$,	I _{OL} = 24 mA					0.35	0.5	
	VCC = MAX	V _{II} = 0.7 V	V _O = 2.4 V			20				
			V _O = 0.4 V			-20				0
loz	V _{IH} = 2 V,	V _{IL} = 0.8 V	V _O = 2.4 V						20	μΑ
		VIC = 0.6 V	$V_0 = 0.4 V$						-20	
lį	$V_{CC} = MAX$,	V _I = 7 V				0.1			0.1	mA
lін	V _{CC} = MAX,	V _I = 2.7 V				20			20	μΑ
1	V _{CC} = MAX,	'LS125A-G inpu	'LS125A-G inputs			-0.2			-0.2	mA
¹ı∟	V _I = 0.4 V	'LS125A-A inputs; 'LS126A All inputs				-0.4			-0.4	mA
I _{OS} §	V _{CC} = MAX			-40		-225	-40		-225	mA
	ICC V _{CC} = MAX (see Note 4)		'LS125A		11	20		11	20	A
ıCC			'LS126A		12	22		12	22	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, V_{CC} = 5 V, T_A = 25°C (see Figure 1)

PARAMETER	TEST CONDITIONS			SN54LS125A SN74LS125A			SN54LS126A SN74LS126A			
						MIN	TYP	MAX		
^t PLH	$R_1 = 667 \Omega$	C _I = 45 pF		9	15		9	15	ns	
^t PHL	11 007 22,	ο <u>Γ</u> 40 βι		7	18		8	18	113	
^t PZH	$R_1 = 667 \Omega$	C _I = 45 pF		12	20		16	25	ns	
^t PZL	11[- 007 22,	Ο <u>Γ</u> – 40 βι		15	25		21	35	113	
^t PHZ	$R_1 = 667 \Omega$	C _I = 5 pF			20			25	ns	
t _{PLZ}	TYL = 507 \$2,	ο <u>Γ</u> – 9 þi			20			25		




[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C. § Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 4: Data inputs = 0 V; output control = 4.5 V for 'LS125A and 0 V for 'LS126A.

SDLS044A – DECEMBER 1983 – REVISED MARCH 200

PARAMETER MEASUREMENT INFORMATION SERIES 54/74 DEVICES




- NOTES: A. C_L includes probe and jig capacitance.
 - B. All diodes are 1N3064 or equivalent.
 - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - D. S1 and S2 are closed for tp_{LH} , tp_{HL} , tp_{HZ} , and tp_{LZ} ; S1 is open and S2 is closed for tp_{ZH} ; S1 is closed and S2 is open for tp_{ZL} .
 - E. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O \approx 50~\Omega$; t_r and $t_f \leq$ 7 ns for Series 54/74 devices and t_r and $t_f \leq$ 2.5 ns for Series 54S/74S devices.
 - F. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



SDLS044A - DECEMBER 1983 - REVISED MARCH 2002

PARAMETER MEASUREMENT INFORMATION SERIES 54LS/74LS DEVICES



- NOTES: A. C_L includes probe and jig capacitance.
 - B. All diodes are 1N3064 or equivalent.
 - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - D. S1 and S2 are closed for t_{PLH} , t_{PHL} , t_{PHZ} , and t_{PLZ} ; S1 is open and S2 is closed for t_{PZH} ; S1 is closed and S2 is open for t_{PZL} .
 - E. Phase relationships between inputs and outputs have been chosen arbitrarily for these examples.
 - F. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O \approx 50~\Omega$, $t_f \leq$ 1.5 ns, $t_f \leq$ 2.6 ns.
 - G. The outputs are measured one at a time with one input transition per measurement.

Figure 2. Load Circuits and Voltage Waveforms







26-Sep-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
JM38510/32301B2A	ACTIVE	LCCC	FK	20	1	TBD	Call TI	Level-NC-NC-NC
JM38510/32301BCA	ACTIVE	CDIP	J	14	1	TBD	Call TI	Level-NC-NC-NC
JM38510/32301BDA	ACTIVE	CFP	W	14	1	TBD	Call TI	Level-NC-NC-NC
JM38510/32301SCA	ACTIVE	CDIP	J	14	1	TBD	Call TI	Level-NC-NC-NC
JM38510/32301SDA	ACTIVE	CFP	W	14	1	TBD	Call TI	Level-NC-NC-NC
SN54126J	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI
SN54LS125AJ	ACTIVE	CDIP	J	14	1	TBD	Call TI	Level-NC-NC-NC
SN74125N	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN74125N3	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN74126N	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN74LS125AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS125ADBR	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS125ADBRE4	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS125ADE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS125ADR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS125ADRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS125AN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74LS125AN3	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN74LS125ANE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74LS125ANSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS125ANSRE4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS125ANSRG4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS126AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS126ADE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS126ADR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS126ADRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS126AJ	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI
SN74LS126AN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74LS126ANE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74LS126ANSR	ACTIVE	SO	NS	14	2000	Green (RoHS &	CU NIPDAU	Level-1-260C-UNLIM



PACKAGE OPTION ADDENDUM

26-Sep-2005

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
						no Sb/Br)		
SN74LS126ANSRE4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SNJ54126J	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI
SNJ54126W	OBSOLETE	CFP	W	14		TBD	Call TI	Call TI
SNJ54LS125AFK	ACTIVE	LCCC	FK	20	1	TBD	Call TI	Level-NC-NC-NC
SNJ54LS125AJ	ACTIVE	CDIP	J	14	1	TBD	Call TI	Level-NC-NC-NC
SNJ54LS125AW	ACTIVE	CFP	W	14	1	TBD	Call TI	Level-NC-NC-NC

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.


Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


U	$(\cap -$	- 6015	_	* *
14	LEADS	SHOWN		



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F14)

CERAMIC DUAL FLATPACK




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14 and JEDEC MO-092AB



FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER




- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a metal lid.
 - D. The terminals are gold plated.
 - E. Falls within JEDEC MS-004



N (R-PDIP-T**)


PLASTIC DUAL-IN-LINE PACKAGE



- All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.

D (R-PDSO-G14)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.

 Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AB.




MECHANICAL DATA

NS (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14-PINS SHOWN




- . All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated