

## 74ACQ273 • 54ACTQ/74ACTQ273 Quiet Series Octal D Flip-Flop

### General Description

The 'AC/'ACT273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset ( $\overline{MR}$ ) input load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output.

All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the  $\overline{MR}$  input. The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.


The 'ACQ/'ACTQ utilizes NSC Quiet Series technology to guarantee quiet output switching and improved dynamic

threshold performance. FACT Quiet Series™ features GTO™ output control and undershoot corrector in addition to a split ground bus for superior performance.


### Features

- $I_{CC}$  reduced by 50%
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- Improved latch-up immunity
- Buffered common clock and asynchronous master reset
- Outputs source/sink 24 mA
- Faster prop delays than the standard 'AC/'ACT273
- 4 kV minimum ESD immunity
- Standard Military Drawing (SMD)
  - 'ACTQ273: 5962-89735

### Logic Symbols



TL/F/10585-1




TL/F/10585-2

Pin Names	Description
D <sub>0</sub> -D <sub>7</sub>	Data Inputs
$\overline{MR}$	Master Reset
CP	Clock Pulse Input
Q <sub>0</sub> -Q <sub>7</sub>	Data Outputs


### Connection Diagrams

Pin Assignment for DIP, Flatpak and SOIC



TL/F/10585-3

Pin Assignment for LCC



TL/F/10585-4


FACT™, FACT Quiet Series™, and GTO™ are trademarks of National Semiconductor Corporation.

## Mode Select-Function Table

Operating Mode	Inputs			Outputs
	$\overline{MR}$	CP	$D_n$	
Reset (Clear)	L	X	X	L
Load '1'	H	✓	H	H
Load '0'	H	✓	L	L

H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Immaterial  
 ✓ = LOW-to-HIGH Transition

## Logic Diagram



TL/F/10585-5

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage ( $V_{CC}$ )	$-0.5V$ to $+7.0V$
DC Input Diode Current ( $I_{IIK}$ )	
$V_I = -0.5V$	$-20\text{ mA}$
$V_I = V_{CC} + 0.5V$	$+20\text{ mA}$
DC Input Voltage ( $V_I$ )	$-0.5V$ to $V_{CC} + 0.5V$
DC Output Diode Current ( $I_{OK}$ )	
$V_O = -0.5V$	$-20\text{ mA}$
$V_O = V_{CC} + 0.5V$	$+20\text{ mA}$
DC Output Voltage ( $V_O$ )	$-0.5V$ to $V_{CC} + 0.5V$
DC Output Source or Sink Current ( $I_O$ )	$\pm 50\text{ mA}$
DC $V_{CC}$ or Ground Current per Output Pin ( $I_{CC}$ or $I_{GND}$ )	$\pm 50\text{ mA}$
Storage Temperature ( $T_{STG}$ )	$-65^{\circ}\text{C}$ to $+150^{\circ}\text{C}$
DC Latch-up Source or Sink Current	$\pm 300\text{ mA}$
Junction Temperature ( $T_J$ )	
CDIP	$175^{\circ}\text{C}$
PDIP	$140^{\circ}\text{C}$

**Note 1:** Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT circuits outside databook specifications.

## DC Characteristics for 'ACQ Family Devices

Symbol	Parameter	$V_{CC}$ (V)	74ACQ		Units	Conditions		
			$T_A = +25^{\circ}\text{C}$					
			Typ	Guaranteed Limits				
$V_{IH}$	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	V	$V_{OUT} = 0.1\text{V}$ or $V_{CC} - 0.1\text{V}$		
$V_{IL}$	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	V	$V_{OUT} = 0.1\text{V}$ or $V_{CC} - 0.1\text{V}$		
$V_{OH}$	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	V	$I_{OUT} = -50\text{ }\mu\text{A}$		
		3.0 4.5 5.5		2.56 3.86 4.86	V	$*V_{IN} = V_{IL} \text{ or } V_{IH}$ $I_{OH} = -24\text{ mA}$ $-24\text{ mA}$		
$V_{OL}$	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	V	$I_{OUT} = 50\text{ }\mu\text{A}$		
		3.0 4.5 5.5		0.36 0.36 0.36	V	$*V_{IN} = V_{IL} \text{ or } V_{IH}$ $12\text{ mA}$ $I_{OL} = 24\text{ mA}$ $24\text{ mA}$		
$I_{IN}$	Maximum Input Leakage Current	5.5		$\pm 0.1$	$\mu\text{A}$	$V_I = V_{CC}, \text{ GND}$ (Note 1)		

\*All outputs loaded; thresholds on input associated with output under test.

**Note 1:**  $I_{IN}$  and  $I_{CC} @ 3.0\text{V}$  are guaranteed to be less than or equal to the respective limit @  $5.5\text{V } V_{CC}$ .

## Recommended Operating Conditions

Supply Voltage ( $V_{CC}$ )	'ACQ	2.0V to 6.0V
	'ACTQ	4.5V to 5.5V
Input Voltage ( $V_I$ )		0V to $V_{CC}$
Output Voltage ( $V_O$ )		0V to $V_{CC}$
Operating Temperature ( $T_A$ ) (Note 2)	74ACQ/ACTQ	$-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$
	54ACTQ	$-55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$
Minimum Input Edge Rate $\Delta V/\Delta t$	'ACQ Devices	
	$V_{IN}$ from 30% to 70% of $V_{CC}$	
	$V_{CC} @ 3.0\text{V}, 4.5\text{V}, 5.5\text{V}$	125 mV/ns
Minimum Input Edge Rate $\Delta V/\Delta t$	'ACTQ Devices	
	$V_{IN}$ from 0.8V to 2.0V	
	$V_{CC} @ 4.5\text{V}, 5.5\text{V}$	125 mV/ns

**Note:** All commercial packaging is not recommended for applications requiring greater than 2000 temperature cycles from  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

## DC Characteristics for 'ACQ Family Devices (Continued)

Symbol	Parameter	V <sub>CC</sub> (V)	74ACQ		Units	Conditions		
			T <sub>A</sub> = +25°C					
			Typ	Guaranteed Limits				
I <sub>OLD</sub>	†Minimum Dynamic Output Current	5.5		75	mA	V <sub>OLD</sub> = 1.65V Max		
I <sub>OHD</sub>		5.5		-75	mA	V <sub>OHD</sub> = 3.85V Min		
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5		4.0	μA	V <sub>IN</sub> = V <sub>CC</sub> or GND (Note 1)		
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	5.0	1.1	1.5	V	Figures 2-12, 13 (Notes 2, 3)		
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	5.0	-0.6	-1.2	V	Figures 2-12, 13 (Notes 2, 3)		
V <sub>IHD</sub>	Minimum High Level Dynamic Input Voltage	5.0	3.1	3.5	V	(Notes 2, 4)		
V <sub>ILD</sub>	Maximum Low Level Dynamic Input Voltage	5.0	1.9	1.5	V	(Notes 2, 4)		

\*All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note 1: I<sub>IN</sub> and I<sub>CC</sub> @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V<sub>CC</sub>.

Note 2: Plastic DIP package.

Note 3: Max number of outputs defined as (n). Data inputs are driven 0V to 5V. One output @ GND.

Note 4: Max number of Data Inputs (n) switching. (n - 1) Inputs switching 0V to 5V ('ACQ). Input-under-test switching: 5V to threshold (V<sub>ILD</sub>), 0V to threshold (V<sub>IHD</sub>) f = 1 MHz.

## DC Characteristics for 'ACTQ Family Devices

Symbol	Parameter	V <sub>CC</sub> (V)	74ACTQ		Units	Conditions		
			T <sub>A</sub> = +25°C					
			T <sub>A</sub> = -55°C to +125°C	T <sub>A</sub> = -40°C to +85°C				
V <sub>IH</sub>	Minimum High Level Input Voltage	4.5	1.5	2.0	2.0	V <sub>OUT</sub> = 0.1V or V <sub>CC</sub> - 0.1V		
		5.5	1.5	2.0	2.0			
V <sub>IL</sub>	Maximum Low Level Input Voltage	4.5	1.5	0.8	0.8	V <sub>OUT</sub> = 0.1V or V <sub>CC</sub> - 0.1V		
		5.5	1.5	0.8	0.8			
V <sub>OH</sub>	Minimum High Level Output Voltage	4.5	4.49	4.4	4.4	I <sub>OUT</sub> = -50 μA		
		5.5	5.49	5.4	5.4			
V <sub>OL</sub>	Maximum Low Level Output Voltage	4.5	3.86	3.7	3.76	*V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> I <sub>OH</sub> -24 mA -24 mA		
		5.5	4.86	4.7	4.76			
I <sub>IN</sub>	Maximum Input Leakage Current	4.5	0.001	0.1	0.1	I <sub>OUT</sub> = 50 μA		
		5.5	0.001	0.1	0.1			
I <sub>CCT</sub>	Maximum I <sub>CC</sub> /Input	4.5	0.36	0.50	0.44	*V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> I <sub>OL</sub> 24 mA 24 mA		
		5.5	0.36	0.50	0.44			
I <sub>IN</sub>	Maximum Input Leakage Current	5.5	± 0.1	± 1.0	± 1.0	μA		
I <sub>CCT</sub>	Maximum I <sub>CC</sub> /Input	5.5	0.6	1.6	1.5	mA		

\*All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

### DC Characteristics for 'ACTQ Family Devices (Continued)

Symbol	Parameter	V <sub>CC</sub> (V)	74ACTQ		54ACTQ	74ACTQ	Units	Conditions
			T <sub>A</sub> = +25°C		T <sub>A</sub> = -55°C to +125°C	T <sub>A</sub> = -40°C to +85°C		
			Typ	Guaranteed Limits				
I <sub>OLD</sub>	†Minimum Dynamic Output Current	5.5			50	75	mA	V <sub>OLD</sub> = 1.65V Max
I <sub>OHD</sub>		5.5			-50	-75	mA	V <sub>OHD</sub> = 3.85V Min
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5		4.0	80.0	40.0	µA	V <sub>IN</sub> = V <sub>CC</sub> or GND (Note 1)
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	5.0	1.1	1.5			V	Figures 2-12, 13 (Notes 2, 3)
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	5.0	-0.6	-1.2			V	Figures 2-12, 13 (Notes 2, 3)
V <sub>IHD</sub>	Minimum High Level Dynamic Input Voltage	5.0	1.9	2.2			V	(Notes 2, 4)
V <sub>ILD</sub>	Maximum Low Level Dynamic Input Voltage	5.0	1.2	0.8			V	(Notes 2, 4)

†Maximum test duration 2.0 ms, one output loaded at a time.

Note 1: I<sub>CC</sub> for 54ACTQ @ 25°C is identical to 74ACTQ @ 25°C.

Note 2: Plastic DIP package.

Note 3: Max number of outputs defined as (n). n - 1 Data inputs are driven 0V to 3V; one output @ GND.

Note 4: Max number of Data Inputs (n) switching. (n - 1) Inputs switching 0V to 3V ('ACTQ). Input-under-test switching: 3V to threshold (V<sub>ILD</sub>), 0V to threshold (V<sub>IHD</sub>) f = 1 MHz.

### AC Electrical Characteristics

Symbol	Parameter	V <sub>CC</sub> * (V)	74ACQ			74ACQ		Units	
			T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF			
			Min	Typ	Max	Min	Max		
f <sub>max</sub>	Maximum Clock Frequency	3.3 5.0	90 140			75 125		MHz	
t <sub>PLH</sub>	Propagation Delay CP to Q <sub>n</sub>	3.3 5.0	4.0 3.0	8.0 5.5	12.5 9.0	3.0 2.5	14.0 10.0	ns	
t <sub>PHL</sub>	Propagation Delay CP to Q <sub>n</sub>	3.3 5.0	4.0 3.0	8.5 6.0	13.0 10.0	3.5 2.5	14.5 11.0	ns	
t <sub>PHL</sub>	Propagation Delay M̄R to Q <sub>n</sub>	3.3 5.0	4.0 3.0	8.5 6.5	13.0 10.0	3.5 2.5	14.0 10.5	ns	
t <sub>OSHL</sub> , t <sub>OSLH</sub>	Output to Output Skew**	3.3 5.0		1.0 0.5	1.5 1.0		1.5 1.0	ns	

\*Voltage Range 5.0 is 5.0V ± 0.5V

Voltage Range 3.3 is 3.3V ± 0.3V

\*\*Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs within the same packaged device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t<sub>OSHL</sub>) or LOW to HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design. Not tested.

## AC Operating Requirements

Symbol	Parameter	V <sub>CC</sub> * (V)	74ACQ		Units	
			T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			
			Typ	Guaranteed Minimum		
t <sub>S</sub>	Setup Time, HIGH or LOW D <sub>n</sub> to CP	3.3 5.0		5.0 4.0	ns ns	
t <sub>H</sub>	Hold Time, HIGH or LOW D <sub>n</sub> to CP	3.3 5.0		0.0 1.0	ns ns	
t <sub>w</sub>	Clock Pulse Width HIGH or LOW	3.3 5.0		5.5 4.0	ns ns	
t <sub>w</sub>	MR Pulse Width HIGH or LOW	3.3 5.0		5.5 4.0	ns ns	
t <sub>w</sub>	Recovery Time MR to CP	3.3 5.0		4.0 3.0	ns ns	

\*Voltage Range 5.0 is 5.0V ±0.5V

Voltage Range 3.3 is 3.3V ±0.3V

## AC Electrical Characteristics

Symbol	Parameter	V <sub>CC</sub> * (V)	74ACTQ			54ACTQ	74ACTQ	Units		
			T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			T <sub>A</sub> = -55°C to +125°C C <sub>L</sub> = 50 pF	T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF			
			Min	Typ	Max	Min	Max			
f <sub>max</sub>	Maximum Clock Frequency	5.0		189	125		85	110	MHz	
t <sub>PHL</sub> , t <sub>TPLH</sub>	Propagation Delay Clock to Output	5.0	1.5	6.5	8.5	1.5	10.0	1.5	9.0	ns
t <sub>PHL</sub>	Propagation Delay MR to Output	5.0	1.5	7.0	9.0	1.5	11.0	1.5	9.5	ns
t <sub>TOSHL</sub> , t <sub>TOSLH</sub>	Output to Output Skew** Data to Output	5.0		0.5	1.0				1.0	ns

\*Voltage Range 5.0 is 5.0V ±0.5V.

\*\*Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs within the same packaged device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t<sub>TOSHL</sub>) or LOW to HIGH (t<sub>TOSLH</sub>). Parameter guaranteed by design. Not tested.

## AC Operating Requirements

Symbol	Parameter	V <sub>CC</sub> * (V)	74ACTQ		54ACTQ	74ACTQ	Units
			T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF		T <sub>A</sub> = -55°C to +125°C C <sub>L</sub> = 50 pF	T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF	
			Typ	Guaranteed Minimum			
t <sub>s</sub>	Setup Time, HIGH or LOW Data to CP	5.0	1.0	3.5	5.0	3.5	ns
t <sub>h</sub>	Hold Time, HIGH or LOW Data to CP	5.0	-0.5	1.5	2.0	1.5	ns
t <sub>w</sub>	Clock Pulse Width HIGH or LOW	5.0	2.0	4.0	5.0	4.0	ns
t <sub>w</sub>	MR Pulse Width HIGH or LOW	5.0	1.5	4.0	5.0	4.0	ns
t <sub>rec</sub>	Recovery Time MR to CP	5.0	0.5	3.0	4.0	3.0	ns

\*Voltage Range 5.0 is 5.0V ± 0.5V

## Capacitance

Symbol	Parameter	Typ	Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = OPEN
C <sub>PD</sub>	Power Dissipation Capacitance	40.0	pF	V <sub>CC</sub> = 5.0V

## FACT Noise Characteristics

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.


### Equipment:

Hewlett Packard Model 8180A Word Generator  
PC-163A Test Fixture  
Tektronics Model 7854 Oscilloscope

### Procedure:

- Verify Test Fixture Loading: Standard Load 50 pF, 500Ω.
- Deskew the word generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. Swap out the channels that have more than 150 ps of skew until all channels being used are within 150 ps. It is important to deskew the word generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- Set V<sub>CC</sub> to 5.0V.

- Set the word generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and affect the results of the measurement.



**FIGURE 1. Quiet Output Noise Voltage Waveforms**

**Note A.** V<sub>OHV</sub> and V<sub>OLP</sub> are measured with respect to ground reference.  
**Note B.** Input pulses have the following characteristics: f = 1 MHz, t<sub>r</sub> = 3 ns, t<sub>f</sub> = 3 ns, skew < 150 ps.

- Set the word generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with a digital voltmeter.

## FACT Noise Characteristics (Continued)


### $V_{OLP}/V_{OLV}$ and $V_{OHP}/V_{OHV}$ :

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a  $50\Omega$  coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure  $V_{OLP}$  and  $V_{OLV}$  on the quiet output during the HL transition. Measure  $V_{OHP}$  and  $V_{OHV}$  on the quiet output during the LH transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

### $V_{ILD}$ and $V_{IHD}$ :

- Monitor one of the switching outputs using a  $50\Omega$  coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.

- First increase the input LOW voltage level,  $V_{IL}$ , until the output begins to oscillate. Oscillation is defined as noise on the output LOW level that exceeds  $V_{IL}$  limits, or on output HIGH levels that exceed  $V_{IH}$  limits. The input LOW voltage level at which oscillation occurs is defined as  $V_{ILD}$ .
- Next increase the input HIGH voltage level on the word generator,  $V_{IH}$  until the output begins to oscillate. Oscillation is defined as noise on the output LOW level that exceeds  $V_{IL}$  limits, or on output HIGH levels that exceed  $V_{IH}$  limits. The input HIGH voltage level at which oscillation occurs is defined as  $V_{IHD}$ .
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.




TL/F/10585-7


FIGURE 2. Simultaneous Switching Test Circuit

## Ordering Information

The device number is used to form part of a simplified purchasing code where a package type and temperature range are defined as follows:




## Physical Dimensions inches (millimeters)



E20A (REV D)



**20-Terminal Ceramic Leadless Chip Carrier (L)  
NS Package Number E20A**




J20A (REV M)

**20-Lead Ceramic Dual-In-Line Package (D)  
NS Package Number J20A**

**Physical Dimensions** inches (millimeters) (Continued)






# 74ACQ273 • 54ACTQ/74ACTQ273 Quiet Series Octal D Flip-Flop

## Physical Dimensions inches (millimeters) (Continued)

Lit. # 114671



### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

 National Semiconductor Corporation 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090 Tel: (1800) 272-9959 TWX: (910) 339-9240	National Semiconductor GmbH Liry-Gargan-Str. 10 D-82256 Fürstenfeldbruck Germany Tel: (81-41) 35-0 Telex: 527649 Fax: (81-41) 35-1	National Semiconductor Japan Ltd. Sumitomo Chemical Engineering Center Bldg. 7F 1-7-1, Nakase, Mihamachi, Chiba-City, Ciba Prefecture 261 Tel: (043) 259-2200 Fax: (043) 259-2500	National Semiconductor Hong Kong Ltd. Ocean Centre, 5 Canton Rd. 13th Floor, Straight Block, Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960	National Semiconductors Do Brazil Ltda. Rue Deputado Lacorda Franco 120-3A Sao Paulo-SP Brazil 05418-000 Tel: (55-11) 212-5066 Telex: 391-1131931 NSBR BR Fax: (55-11) 212-1181	National Semiconductor (Australia) Pty., Ltd. Building 16 Business Park Drive Monash Business Park Nottinghill, Melbourne Victoria 3168 Australia Tel: (3) 558-9999 Fax: (3) 558-9998
---	--	--	---	--	--

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.