IS41C16257C IS41LV16257C



256Kx16 4Mb DRAM WITH FAST PAGE MODE

JANUARY 2013

FEATURES

- TTL compatible inputs and outputs; tri-state I/O
- Refresh Interval: 512 cycles/8 ms
- Refresh Mode: RAS-Only, CAS-before-RAS (CBR), and Hidden
- · JEDEC standard pinout
- Single power supply: 5V ± 10% (IS41C16257C) 3.3V ± 10% (IS41LV16257C)
- Byte Write and Byte Read operation via two CAS
- Industrial Temperature Range -40°C to +80°C

DESCRIPTION

The IS41C16257C and IS41LV16257C are 262,144 x 16-bit high-performance CMOS Dynamic Random Access Memories. Fast Page Mode allows 512 random accesses within a single row with access cycle time as short as 14 ns per 16-bit word. It is asynchronous, as it does not require a clock signal input to synchronize commands and I/O.

These features make the IS41C16257C /IS41LV16257C ideally suited for high band-width graphics, digital signal processing, high-performance computing systems, and peripheral applications that run without a clock to synchronize with the DRAM.

The IS41C16257C/IS41LV16257C are packaged in 40-pin (Type II).

KEY TIMING PARAMETERS

Parameter	-35	Unit	
Max. RAS Access Time (trac)	35	ns	
Max. CAS Access Time (tcac)	13	ns	
Max. Column Address Access Time (taa)	18	ns	
Min. Fast Page Mode Cycle Time (tpc)	14	ns	
Min. Read/Write Cycle Time (tnc)	60	ns	

Copyright © 2013 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution. Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;


b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances



PIN CONFIGURATIONS

40-Pin TSOP (Type II)




PIN DESCRIPTIONS

A0-A8	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
WE	Write Enable
ŌĒ	Output Enable
RAS	Row Address Strobe
UCAS	Upper Column Address Strobe
<u>LCAS</u>	Lower Column Address Strobe
VDD	Power
GND	Ground
NC	No Connection



FUNCTIONAL BLOCK DIAGRAM



IS41C16257C IS41LV16257C



TRUTH TABLE(5)

Function		RAS	LCAS	UCAS	WE	ŌĒ	Address tr/tc	I/O
Standby		Н	Χ	Х	Х	Х	Х	High-Z
Read: Word		L	L	L	Н	L	ROW/COL	Dout
Read: Lower Byte		L	L	Н	Н	L	ROW/COL	Lower Byte, Dout
								Upper Byte, High-Z
Read: Upper Byte		L	Н	L	Н	L	ROW/COL	Lower Byte, High-Z
								Upper Byte, Dout
Write: Word (Early Write)		L	L	L	L	Χ	ROW/COL	Din
Write: Lower Byte (Early W	rite)	L	L	Н	L	Χ	ROW/COL	Lower Byte, DIN
								Upper Byte, High-Z
Write: Upper Byte (Early W	rite)	L	Н	L	L	Χ	ROW/COL	Lower Byte, High-Z
								Upper Byte, DIN
Read-Write ^(1,2)		L	L	L	$H \rightarrow L$	$L \rightarrow H$	ROW/COL	Dout, Din
Hidden Refresh	Read (2)	$L \rightarrow H \rightarrow L$. L	L	Н	L	ROW/COL	Dout
	Write (1,3)	$L \rightarrow H \rightarrow L$. L	L	L	Χ	ROW/COL	Dout
RAS-Only Refresh		L	Н	Н	Χ	Χ	ROW/NA	High-Z
CBR Refresh ⁽⁴⁾		$H \rightarrow L$	L	L	Х	Х	Х	High-Z

- These WRITE cycles may also be BYTE WRITE cycles (either LCAS or UCAS active).
 These READ cycles may also be BYTE READ cycles (either LCAS or UCAS active).
- 3. Early write only.
- 4. At least one of the two CAS signals must be active (\overline{LCAS} or \overline{UCAS}).
- 5. Commands valid only afer proper initialization.



FUNCTIONAL DESCRIPTION

The IS41C16257C/IS41LV16257C is a CMOS DRAM optimized for high-speed bandwidth, low-power applications. During READ or WRITE cycles, each bit is uniquely addressed through the 18 address bits. These are entered nine bits (A0-A8) at a time. The row address is latched by the Row Address Strobe (RAS). The column address is latched by the Column Address Strobe (CAS). RAS is used to latch the first nine bits and CAS is used to latch the latter nine bits.

The IS41C16257C/IS41LV16257C has two CAS controls, LCAS and UCAS. The LCAS and UCAS inputs internally generate a CAS signal functioning in an identical manner to the single CAS input on the other 256K x 16 DRAMs. The key difference is that each CAS controls its corresponding I/O tristate logic (in conjunction with \overline{OE} and \overline{WE} and \overline{RAS}). I/O0 - I/O7 and UCAS controls I/O8 - I/ LCAS controls O15.

The IS41C16257C/IS41LV16257C CAS function is determined by the first CAS (LCAS or UCAS) transitioning LOW and the last transitioning back HIGH. The two CAS controls give the IS41C16257C/IS41LV16257C both BYTE READ and BYTE WRITE cycle capabilities.

Memory Cycle

A memory cycle is initiated by bringing RAS LOW and it is terminated by returning both RAS and CAS HIGH. To ensure proper device operation and data integrity any memory cycle, once initiated, must not be ended or aborted before the minimum tras time has expired. A new cycle must not be initiated until the minimum precharge time trp, top has elapsed.

Read Cycle

A read cycle is initiated by the falling edge of \overline{CAS} or \overline{OE} , whichever occurs last, while holding WE HIGH. The column address must be held for a minimum time specified by tar. Data Out becomes valid only when trac, taa, toac and toea are all satisfied. As a result, the access time is dependent on the timing relationships between these parameters.

Write Cycle

A write cycle is initiated by the falling edge of CAS and WE, whichever occurs last. The input data must be valid at or before the falling edge of CAS or WE, whichever occurs last.

Refresh Cycle

To retain data, 512 refresh cycles are required in each 8 ms period. There are two ways to refresh the memory:

- 1. By clocking each of the 512 row addresses (A0 through A8) with RAS at least once every 8 ms. Any read, write, read-modify-write or RAS-only cycle refreshes the addressed row.
- 2. Using a CAS-before-RAS refresh cycle. CAS-before-RAS refresh is activated by the falling edge of RAS, while holding CAS LOW. In CAS-before-RAS refresh cycle, an internal 9-bit counter provides the row addresses and the external address inputs are ignored.

CAS-before-RAS is a refresh-only mode and no data access or device selection is allowed. Thus, the output remains in the High-Z state during the cycle.

Power-On

During Power-on, RAS, CAS, UCAS, LCAS, and WE must all track with VDD (HIGH) to avoid current surges, and allow initialization to continue. An inital pause of 200 us is required followed by a minimum of eight initialization cycles (any combination of cycles containing a RAS signal).



ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameters		Rating	Unit	
VT	Voltage on Any Pin Relative to GND	5V	-1.0 to +7.0	V	
		3.3V	-0.5 to $+4.6$	V	
V _{DD}	Supply Voltage	5V	-1.0 to +7.0	V	
		3.3V	-0.5 to $+4.6$	V	
Іоит	Output Current		50	mA	
PD	Power Dissipation		1	W	
TA	Operation Temperature		-40 to +85	°C	
Tstg	Storage Temperature		-55 to +125	°C	

Note:

RECOMMENDED OPERATING CONDITIONS (Voltages are referenced to GND)

Symbol	Parameter	Test Condition	Voltage	Min.	Тур.	Max.	Unit
V _{DD}	Supply Voltage		5V	4.5	5.0	5.5	V
			3.3V	3.0	3.3	3.6	V
VIH	Input High Voltage		5V	2.4	_	VDD + 1.0	V
			3.3V	2.0	_	$V_{DD} + 0.3$	V
VIL	Input Low Voltage		5V/3.3V	-0.3	_	0.8	V
lı∟	Input Leakage Current	Any input 0V ≤ VIN ≤ VDD		- 5		5	μΑ
		Other inputs not under test = 0V					
lio	Output Leakage Current	Output is disabled (Hi-Z)		– 5		5	μA
		0V ≤ Vout ≤ Vdd					
Vон	Output High Voltage Level	lон = −5.0 mA	5V	2.4		_	V
		IoH = -2.0 mA	3.3V	2.4		_	
Vol	Output Low Voltage Level	IoL = +4.2 mA	5V	_		0.4	V
		lol = +2 mA	3.3V	_		0.4	

CAPACITANCE(1,2)

Symbol	Parameter	Max.	Unit
CIN1	Input Capacitance: A0-A8	5	pF
CIN2	Input Capacitance: RAS, UCAS, LCAS, WE, OE	7	pF
Сю	Data Input/Output Capacitance: I/O0-I/O15	7	pF

- 1. Tested initially and after any design or process changes that may affect these parameters.
- 2. Test conditions: TA = 25°C, f = 1 MHz, $VDD=3.3V \pm 10$ %.

Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



ELECTRICAL CHARACTERISTICS(1) (Recommended Operation Conditions unless otherwise noted.)

Symbol	Parameter	Test Condition	V _{DD}	Max.	Unit
I _{DD1}	Stand-by Current: TTL	\overline{RAS} , \overline{LCAS} , $\overline{UCAS} \ge VIH$	5V	2	mA
			3.3V	2	mA
IDD2	Stand-by Current: CMOS	RAS, LCAS, UCAS ≥ VDD - 0.2V	5V	1	mA
			3.3V	1	mA
IDD3	Operating Current:	RAS, TCAS, UCAS,	5V	150	mA
	Random Read/Write(2,3,4)	Address Cycling, tac = tac (min.)	3.3V	90	mA
	Average Power Supply Current				
IDD4	Operating Current:	$\overline{RAS} = V_{IL}, \overline{LCAS}, \overline{UCAS},$	5V	60	mA
	Fast Page Mode(2,3,4)	Cycling tpc = tpc (min.)	3.3V	30	mA
	Average Power Supply Current				
IDD5	Refresh Current:	RAS Cycling, LCAS, UCAS ≥ VIH	5V	90	mA
	RAS-Only ^(2,3)	trc = trc (min.)	3.3V	60	mA
	Average Power Supply Current				
IDD6	Refresh Current:	RAS, LCAS, UCAS Cycling	5V	90	mA
	CBR ^(2,3,5)	trc = trc (min.)	3.3V	60	mA
	Average Power Supply Current	, ,			

^{1.} An initial pause of 200 µs is required after power-up followed by eight \overline{RAS} refresh cycles (\overline{RAS} -Only or CBR) before proper device operation is assured. The eight \overline{RAS} cycles wake-up should be repeated any time the tree refresh requirement is exceeded.

^{2.} Dependent on cycle rates.

^{3.} Specified values are obtained with minimum cycle time and the output open.

^{4.} Column-address is changed once each fast page cycle.

^{5.} Enables on-chip refresh and address counters.



AC CHARACTERISTICS(1,2,3,4,5,6) (Recommended Operating Conditions unless otherwise noted.)

			35		
Symbol	Parameter		Max.	Units	
trc	Random READ or WRITE Cycle Time	70	_	ns	
trac	Access Time from RAS(6, 7)	_	35	ns	
tcac	Access Time from CAS(6, 8, 15)	_	13	ns	
taa	Access Time from Column-Address ⁽⁶⁾	_	18	ns	
tras	RAS Pulse Width	35	10K	ns	
trp	RAS Precharge Time	25	_	ns	
tcas	CAS Pulse Width ⁽²⁶⁾	6	10K	ns	
tcp	CAS Precharge Time ^(9, 25)	6	_	ns	
tcsн	CAS Hold Time (21)	35	_	ns	
trcd	RAS to CAS Delay Time(10, 20)	13	22	ns	
tasr	Row-Address Setup Time	0	_	ns	
trah	Row-Address Hold Time	6	_	ns	
tasc	Column-Address Setup Time(20)	0	_	ns	
tcah	Column-Address Hold Time(20)	6	_	ns	
tar	Column-Address Hold Time	30	_	ns	
	(referenced to RAS)				
trad	RAS to Column-Address Delay Time(11)	12	20	ns	
tral	Column-Address to RAS Lead Time	18	_	ns	
trpc	RAS to CAS Precharge Time	0	_	ns	
trsh	RAS Hold Time ⁽²⁷⁾	10	_	ns	
trhcp	RAS Hold Time from CAS Precharge	35	_	ns	
tclz	CAS to Output in Low-Z ^(15, 29)	3	_	ns	
tcrp	CAS to RAS Precharge Time(21)	5	_	ns	
top	Output Disable Time(19, 28, 29)	3	15	ns	
toe	Output Enable Time ^(15, 16)	_	13	ns	
toehc	OE HIGH Hold Time from CAS HIGH	8	_	ns	
toep	OE HIGH Pulse Width	8	_	ns	
toes	OE LOW to CAS HIGH Setup Time	5	_	ns	
trcs	Read Command Setup Time(17, 20)	0	_	ns	
trrh	Read Command Hold Time	0	_	ns	
	(referenced to RAS)(12)				
trch	Read Command Hold Time	0	_	ns	
	(referenced to CAS)(12, 17, 21)				
twch	Write Command Hold Time(17, 27)	5	_	ns	
twcr	Write Command Hold Time	30	_	ns	
	(referenced to RAS)(17)				
twp	Write Command Pulse Width(17)	5	_	ns	
twpz	WE Pulse Widths to Disable Outputs	10	_	ns	
trwL	Write Command to RAS Lead Time(17)	10	_	ns	
tcwL	Write Command to CAS Lead Time(17, 21)	8	_	ns	
twcs	Write Command Setup Time(14, 17, 20)	0	_	ns	
tdhr	Data-in Hold Time (referenced to RAS)	30	_	ns	
	1				



AC CHARACTERISTICS(1,2,3,4,5,6)	(Recommended Operating	ng Conditions unless otherwise noted.)
---------------------------------	------------------------	--

		-3	5		
Symbol	Parameter	Min.	Max.	Units	
tach	Column-Address Setup Time to CAS Precharge during WRITE Cycle	15	_	ns	
tоен	OE Hold Time from WE during READ-MODIFY-WRITE cycle ⁽¹⁸⁾	8	_	ns	
tos	Data-In Setup Time(15, 22)	0	_	ns	
tон	Data-In Hold Time(15, 22)	6	_	ns	
trwc	READ-MODIFY-WRITE Cycle Time	80	_	ns	
trwd	RAS to WE Delay Time during READ-MODIFY-WRITE Cycle ⁽¹⁴⁾	46	_	ns	
tcwp	CAS to WE Delay Time(14, 20)	25	_	ns	
tawd	Column-Address to WE Delay Time(14)	30	-	ns	
tpc	Fast Page Mode READ or WRITE Cycle Time ⁽²⁴⁾	14	_	ns	
trasp	RAS Pulse Width	35	100K	ns	
t CPA	Access Time from CAS Precharge(15)	_	20	ns	
tprwc	READ-WRITE Cycle Time(24)	45	_	ns	
toff	Output Buffer Turn-Off Delay from CAS or RAS(13,15,19,29)	3	10	ns	
twnz	Output Disable Delay from WE	3	10	ns	
tclch	Last CAS going LOW to First CAS returning HIGH ⁽²³⁾	10	_	ns	
tcsr	CAS Setup Time (CBR REFRESH)(30, 20)	8	_	ns	
tchr	CAS Hold Time (CBR REFRESH)(30, 21)	8	_	ns	
tord	OE Setup Time prior to RAS during HIDDEN REFRESH Cycle	0	_	ns	
twrp	WE Setup Time (CBR Refresh)	5	_	ns	
twrh	WE Hold Time (CBR Refresh)	8	_	ns	
tref	Refresh Period (512 Cycles)		8	ns	
tτ	Transition Time (Rise or Fall)(2, 3)	2	50	ns	

ACTEST CONDITIONS

Output load: Two TTL Loads and 100 pF (VDD = $5.0V \pm 10\%$)

One TTL Load and 50 pF ($VDD = 3.3V \pm 10\%$)

Input timing reference levels: VIH = 2.4V, VIL = 0.8V ($VDD = 5.0V \pm 10\%$);

 $V_{IH} = 2.0V, V_{IL} = 0.8V (V_{DD} = 3.3V \pm 10\%)$

Output timing reference levels: VOH = 2.4V, VOL = 0.4V ($VDD = 5V \pm 10\%$, $3.3V \pm 10\%$)


IS41C16257C IS41LV16257C



- 1. An initial pause of 200 µs is required after power-up followed by eight \overline{RAS} refresh cycle (\overline{RAS} -Only or CBR) before proper device operation is assured. The eight \overline{RAS} cycles wake-up should be repeated any time the tree refresh requirement is exceeded.
- 2. ViH (MIN) and ViL (MAX) are reference levels for measuring timing of input signals. Transition times, are measured between ViH and ViL (or between ViL and ViH) and assume to be 1 ns for all inputs.
- 3. In addition to meeting the transition rate specification, all input signals must transit between V_IH and V_IL (or between V_IL and V_IH) in a monotonic manner.
- If CAS and RAS = Vін, data output is High-Z.
- 5. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
- 6. Measured with a load equivalent to one TTL gate and 50 pF.
- 7. Assumes that trcp ≤ trcp (MAX). If trcp is greater than the maximum recommended value shown in this table, trac will increase by the amount that trcp exceeds the value shown.
- 8. Assumes that $t_{RCD} \ge t_{RCD}$ (MAX).
- 9. If $\overline{\text{CAS}}$ is LOW at the falling edge of $\overline{\text{RAS}}$, data out will be maintained from the previous cycle. To initiate a new cycle and clear the data output buffer, $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ must be pulsed for tcp.
- 10. Operation with the tRCD (MAX) limit ensures that tRAC (MAX) can be met. tRCD (MAX) is specified as a reference point only; if tRCD is greater than the specified tRCD (MAX) limit, access time is controlled exclusively by tCAC.
- 11. Operation within the trad (MAX) limit ensures that trad (MAX) can be met. trad (MAX) is specified as a reference point only; if trad is greater than the specified trad (MAX) limit, access time is controlled exclusively by trad.
- 12. Either trich or trich must be satisfied for a READ cycle.
- 13. toff (MAX) defines the time at which the output achieves the open circuit condition; it is not a reference to Voh or Vol.
- 14. twcs, trwb, tawb and tcwb are restrictive operating parameters in LATE WRITE and READ-MODIFY-WRITE cycle only. If twcs ≥ twcs (MIN), the cycle is an EARLY WRITE cycle and the data output will remain open circuit throughout the entire cycle. If trwb ≥ trwb (MIN), tawb ≥ tawb (MIN) and tcwb ≥ tcwb (MIN), the cycle is a READ-WRITE cycle and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of I/O (at access time and until CAS and RAS or OE go back to Vih) is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW result in a LATE WRITE (OE-controlled) cycle.
- 15. Output parameter (I/O) is referenced to corresponding CAS input, I/O0-I/O7 by LCAS and I/O8-I/O15 by UCAS.
- 16. During a READ cycle, if \overline{OE} is LOW then taken HIGH before \overline{CAS} goes HIGH, I/O goes open. If \overline{OE} is tied permanently LOW, a LATE WRITE or READ-MODIFY-WRITE is not possible.
- 17. Write command is defined as \overline{WE} going low.
- 18. LATE WRITE and READ-MODIFY-WRITE cycles must have both top and toeh met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The I/Os will provide the previously written data if CAS remains LOW and OE is taken back to LOW after toeh is met.
- 19. The I/Os are in open during READ cycles once top or toff occur.
- 20. The first $\chi \overline{CAS}$ edge to transition LOW.
- 21. The last $\chi \overline{CAS}$ edge to transition HIGH.
- 22. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in EARLY WRITE cycles and $\overline{\text{WE}}$ leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
- 23. Last falling $\chi \overline{\text{CAS}}$ edge to first rising $\chi \overline{\text{CAS}}$ edge.
- 24. Last rising $\chi \overline{\text{CAS}}$ edge to next cycle's last rising $\chi \overline{\text{CAS}}$ edge.
- 25. Last rising $\chi \overline{\text{CAS}}$ edge to first falling $\chi \overline{\text{CAS}}$ edge.
- 26. Each $\chi \overline{\text{CAS}}$ must meet minimum pulse width.
- 27. Last $\chi \overline{CAS}$ to go LOW.
- 28. I/Os controlled, regardless UCAS and LCAS.
- 29. The 3 ns minimum is a parameter guaranteed by design.
- 30. Enables on-chip refresh and address counters.



FAST-PAGE-MODE READ CYCLE




Note:

1. toff is referenced from rising edge of $\overline{\text{CAS}}$.




FAST PAGE MODE READ-MODIFY-WRITE CYCLE






FAST-PAGE-MODE EARLY WRITE CYCLE (OE = DON'T CARE)






FAST-PAGE-MODE READ WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE Cycles)






FAST PAGE MODE EARLY WRITE CYCLE






AC WAVEFORMS

READ CYCLE (With WE-Controlled Disable)




RAS-ONLY REFRESH CYCLE (OE, WE = DON'T CARE)






CBR REFRESH CYCLE (Addresses; OE = DON'T CARE)



HIDDEN REFRESH CYCLE(1) (WE = HIGH; OE = LOW)



- A Hidden Refresh may also be performed after a Write Cycle. In this case, WE = LOW and OE = HIGH.
 toff is referenced from rising edge of RAS or CAS, whichever occurs last.



ORDERING INFORMATION: 5V

Industrial Range: -40°C to +85°C

Sp	eed (ns)	Order Part No.	Package
	35	IS41C16257C-35TLI	400-mil TSOP (Type II), Lead-free

ORDERING INFORMATION: 3.3V

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
35	IS41LV16257C-35TLI	400-mil TSOP (Type II), Lead-free

Note:

The -35 speed option supports 35ns and 60ns timing specifications.
 Contact ISSI for leaded package availability.



