SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

SDLS165B - OCTOBER 1975 - REVISED AUGUST 2002

- Choice of Eight Latches or Eight D-Type Flip-Flops in a Single Package
- 3-State Bus-Driving Outputs
- Full Parallel Access for Loading
- Buffered Control Inputs
- Clock-Enable Input Has Hysteresis to Improve Noise Rejection ('S373 and 'S374)
- P-N-P Inputs Reduce DC Loading on Data Lines ('S373 and 'S374)

description

These 8-bit registers feature 3-state outputs designed specifically for driving highly capacitive relatively low-impedance loads. high-impedance 3-state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pullup components. These devices are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the 'LS373 and 'S373 are transparent D-type latches, meaning that while the enable (C or CLK) input is high, the Q outputs follow the data (D) inputs. When C or CLK is taken low, the output is latched at the level of the data that was set up.


The eight flip-flops of the 'LS374 and 'S374 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs are set to the logic states that were set up at the D inputs.

SN54LS373, SN54LS374, SN54S373, SN54S374 . . . J OR W PACKAGE SN74LS373, SN74S374 . . . DW, N, OR NS PACKAGE SN74LS374 . . . DB, DW, N, OR NS PACKAGE SN74S373 . . . DW OR N PACKAGE (TOP VIEW)

| oc [| 1 | U | 20 |] V _{CC}] 8Q |
|-------|----|---|----|---------------------------|
| 1Q [| 2 | | 19 |] 8Q |
| 1D [| 3 | | 18 |] 8D |
| 2D [| 4 | | 17 | 7D |
| 2Q [| 5 | | 16 |] 7Q |
| 3Q [| 6 | | 15 |] 6Q |
| 3D [| 7 | | 14 |] 6D |
| 4D [| 8 | | 13 |] 5D |
| 4Q [| 9 | | 12 |] 5Q |
| SND [| 10 | | 11 |] c† |
| | | | | |

† C for 'LS373 and 'S373; CLK for 'LS374 and 'S374.

SN54LS373, SN54LS374, SN54S373, SN54S374 . . . FK PACKAGE (TOP VIEW)



† C for 'LS373 and 'S373; CLK for 'LS374 and 'S374.

Schmitt-trigger buffered inputs at the enable/clock lines of the 'S373 and 'S374 devices simplify system design as ac and dc noise rejection is improved by typically 400 mV due to the input hysteresis. A buffered output-control (\overline{OC}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.

OC does not affect the internal operation of the latches or flip-flops. That is, the old data can be retained or new data can be entered, even while the outputs are off.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



ORDERING INFORMATION

| TA | PACI | KAGE [†] | ORDERABLE PART NUMBER | TOP-SIDE MARKING | |
|----------------|-----------|-------------------|--------------------------|---------------------|--|
| | | Tube | SN74LS373N | SN74LS373N | |
| | PDIP – N | Tube | SN74LS374N | SN74LS374N | |
| | PDIP – N | Tube | SN74S373N | SN74S373N | |
| | | Tube | SN74S374N | SN74S374N | |
| | | Tube | SN74LS373DW | 1.0272 | |
| | | Tape and reel | SN74LS373DWR | LS373 | |
| | | Tube | SN74LS374DW | LS374 | |
| 0°C to 70°C | SOIC - DW | Tape and reel | SN74LS374DWR | L53/4 | |
| 0.0 10.0 | SOIC - DW | Tube | SN74S373DW | 0272 | |
| | | Tape and reel | SN74S373DWR | S373 | |
| | | Tube | SN74S374DW | 0274 | |
| | | Tape and reel | SN74S374DWR | S374 | |
| | | Tape and reel | SN74LS373NSR | 74LS373 | |
| | SOP - NS | Tape and reel | SN74LS374NSR | 74LS374 | |
| | | Tape and reel | SN74S374NSR | 74S374 | |
| | SSOP - DB | Tape and reel | SN74LS374DBR | LS374A | |
| | | Tube | SN54LS373J | SN54LS373J | |
| | | Tube | SNJ54LS373J | SNJ54LS373J | |
| | | Tube | SN54LS374J | SN54LS374J | |
| | CDIP – J | Tube | SNJ54LS374J | SNJ54LS374J | |
| | CDIP – J | Tube | SN54S373J | SN54S373J | |
| | | Tube | SNJ54S373J | SNJ54S373J | |
| | | Tube | SN54S374J | SN54S374J | |
| –55°C to 125°C | | Tube | SNJ54S374J | SNJ54S374J | |
| | | Tube | SNJ54LS373W | SNJ54LS373W | |
| | CFP – W | Tube | SNJ54LS374W | SNJ54LS374W | |
| | | Tube | SNJ54S374W | SNJ54S374W | |
| | | Tube | SNJ54LS373FK | SNJ54LS373FK | |
| | LCCC – FK | Tube | SNJ54LS374FK | SNJ54LS374FK | |
| | LUCU - FK | Tube | SNJ54S373FK | SNJ54S373FK | |
| | | Tube | SNJ54S374FK | SNJ54S374FK | |

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

SDLS165B - OCTOBER 1975 - REVISED AUGUST 2002

Function Tables

'LS373, 'S373 (each latch)

| | INPUTS | | OUTPUT |
|---|--------|---|--------|
| ဝ | С | D | Q |
| L | Н | Н | Н |
| L | Н | L | L |
| L | L | Χ | Q_0 |
| Н | X | X | Z |

'LS374, 'S374 (each latch)


| | INPUTS | | ОИТРИТ |
|----|------------|---|--------|
| ОС | CLK | D | Q |
| L | ↑ | Н | Н |
| L | \uparrow | L | L |
| L | L | Χ | Q_0 |
| Н | X | X | Z |

OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

SDLS165B - OCTOBER 1975 - REVISED AUGUST 2002


logic diagrams (positive logic)

'LS373, 'S373 Transparent Latches



Pin numbers shown are for DB, DW, J, N, NS, and W packages.


'LS374, 'S374 Positive-Edge-Triggered Flip-Flops




SDLS165B – OCTOBER 1975 – REVISED AUGUST 2002

schematic of inputs and outputs

'LS373



'LS374



SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374

OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

SDLS165B - OCTOBER 1975 - REVISED AUGUST 2002

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†] ('LS devices)

| Supply voltage, V _{CC} (see Note 1) | | 7 V |
|---|--------------|----------------|
| Input voltage, V _I | | 7 V |
| Off-state output voltage | | 5.5 V |
| Package thermal impedance, θ_{JA} (see Note 2) | : DB package | 70°C/W |
| | DW package | 58°C/W |
| | N package | 69°C/W |
| | NS package | |
| Storage temperature range, T _{stg} | | –65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. Voltage values are with respect to network ground terminal.

recommended operating conditions

| | | | SN54LS' | | | SN74LS' | | | UNIT | |
|-----------------|----------------------------------|---------------------|---------|-----|-----|---------|-----|------|------|--|
| | | | MIN | NOM | MAX | MIN | NOM | MAX | UNII | |
| VCC | Supply voltage | | 4.5 | 5 | 5 | 4.75 | 5 | 5.25 | V | |
| Vон | High-level output voltage | | | | 5.5 | | | 5.5 | V | |
| lOH | High-level output current | | | | -1 | | | -2.6 | mA | |
| loL | Low-level output current | | | | 12 | | | 24 | mA | |
| | Pulse duration | CLK high | 15 | | | 15 | | | no | |
| t _W | Fulse duration | CLK low | 15 | | | 15 | | | ns | |
| | Data action times | 'LS373 | 5↓ | | | 5↓ | | | | |
| t _{su} | Data setup time | 'LS374 | 20↑ | | | 20↑ | | | ns | |
| 4. | Data hold time | 'LS373 | 20↓ | | | 20↓ | | | | |
| ^t h | Data fiold time | 'LS374 [‡] | 5↑ | | | 0↑ | | | ns | |
| TA | Q Operating free-air temperature | | | | 125 | 0 | | 70 | °C | |

[‡] The th specification applies only for data frequency below 10 MHz. Designs above 10 MHz should use a minimum of 5 ns (commercial only).

^{2.} The package thermal impedance is calculated in accordance with JESD 51-7.

SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

SDLS165B - OCTOBER 1975 - REVISED AUGUST 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | DADAMETED | | | | , | SN54LS | , | , | SN74LS | ı | |
|------------------|--|--|---|-------------------------|-----|--------|------|-----|--------|------|------|
| | PARAMETER | TEST | CONDITION | IST | MIN | TYP‡ | MAX | MIN | TYP‡ | MAX | UNIT |
| V_{IH} | High-level input voltage | | | | 2 | | | 2 | | | V |
| V_{IL} | Low-level input voltage | | | | | | 0.7 | | | 8.0 | V |
| V_{IK} | Input clamp voltage | V _{CC} = MIN, | I _I = –18 mA | | | | -1.5 | | | -1.5 | V |
| Vон | High-level output voltage | V _{CC} = MIN, V _{IL} = V _{IL} max, | V _{IH} = 2 V, I _{OH} = MAX | | 2.4 | 3.4 | | 2.4 | 3.1 | | ٧ |
| , | Lave laved autout walks as | V _{CC} = MIN, | V _{IH} = 2 V, | I_{OL} = 12 mA | | 0.25 | 0.4 | | 0.25 | 0.4 | V |
| VOL | Low-level output voltage | V _{IL} = V _{IL} max | | I _{OL} = 24 mA | | | | | 0.35 | 0.5 | v |
| lozh | Off-state output current, high-level voltage applied | V _{CC} = MAX, V _O = 2.7 V | V _{IH} = 2 V, | | | | 20 | | | 20 | μΑ |
| lozL | Off-state output current, low-level voltage applied | $V_{CC} = MAX,$ $V_{O} = 0.4 V$ | V _{IH} = 2 V, | | | | -20 | | | -20 | μΑ |
| Ħ | Input current at maximum input voltage | V _{CC} = MAX, | V ₁ = 7 V | | | | 0.1 | | | 0.1 | mA |
| lн | High-level input current | $V_{CC} = MAX$, | V _I = 2.7 V | | | | 20 | | | 20 | μА |
| Ι _Ι L | Low-level input current | V _{CC} = MAX, | V _I = 0.4 V | | | | -0.4 | | | -0.4 | mA |
| los | Short-circuit output current§ | V _{CC} = MAX | | | -30 | | -130 | -30 | • | -130 | mA |
| | Cumply ourrant | V _{CC} = MAX, Output control at 4.5 V | | 'LS373 | | 24 | 40 | | 24 | 40 | A |
| Icc | Supply current | | | 'LS374 | | 27 | 40 | | 27 | 40 | mA |

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (see Figure 1)

| PARAMETER | FROM | то | TEST CONDITIONS | | LS373 | | | 'LS374 | | UNIT |
|------------------|-----------|----------|---|-----|-------|-----|-----|--------|-----|------|
| PARAMETER | (INPUT) | (OUTPUT) | TEST CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | UNII |
| f _{max} | | | $R_L = 667 \Omega$, $C_L = 45 pF$, See Note 3 | | | | 35 | 50 | | MHz |
| t _{PLH} | Data | Amy O | $R_L = 667 \Omega_{\bullet} C_L = 45 pF$ | | 12 | 18 | | | | no |
| ^t PHL | Data | Any Q | See Note 3 | | 12 | 18 | | | | ns |
| t _{PLH} | C or CLK | Any Q | R_L = 667 Ω , C_L = 45 pF, See Note 3 | | 20 | 30 | | 15 | 28 | ns |
| t _{PHL} | COICLK | Ally Q | | | 18 | 30 | | 19 | 28 | 115 |
| ^t PZH | 00 | Any Q | $R_L = 667 \Omega_{\bullet} C_L = 45 pF$, | | 15 | 28 | | 20 | 26 | ns |
| t _{PZL} | 00 | Ally Q | See Note 3 | | 25 | 36 | | 21 | 28 | 115 |
| ^t PHZ | <u>oc</u> | Any Q | $R_1 = 667 \Omega_s C_1 = 5 pF$ | | 15 | 25 | | 15 | 28 | ns |
| t _{PLZ} | 5 | Ally Q | N _L = 007 22, O _L = 9 με | | 12 | 20 | | 12 | 20 | 115 |

NOTE 3: Maximum clock frequency is tested with all outputs loaded.

f_{max} = maximum clock frequency

tplH = propagation delay time, low-to-high-level output

tPHL = propagation delay time, high-to-low-level output

tpZH = output enable time to high level

tpzL = output enable time to low level

t_{PHZ} = output disable time from high level

tpLZ = output disable time from low level



 $[\]stackrel{+}{=}$ All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§] Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.


OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

SDLS165B - OCTOBER 1975 - REVISED AUGUST 2002

schematic of inputs and outputs

'S373 and 'S374





SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

SDLS165B - OCTOBER 1975 - REVISED AUGUST 2002

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† ('S devices)

| Supply voltage, V _{CC} (see Note 1) | | 7 V |
|--|------------|----------------|
| Input voltage, V _I | | |
| Off-state output voltage | | 5.5 V |
| Package thermal impedance, θ_{JA} (see Note 2): | DW package | 58°C/W |
| | N package | 69°C/W |
| | NS package | 60°C/W |
| Storage temperature range, Teta | | -65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. Voltage values are with respect to network ground terminal.

recommended operating conditions

| | | | | SN54S' | | | SN74S' | | LINUT | |
|-----------------|---|-------|-----|--------|-----|------|--------|------|-------|--|
| | | | MIN | NOM | MAX | MIN | NOM | MAX | UNIT | |
| Vcc | Supply voltage | | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V | |
| VoH | High-level output voltage | | | | 5.5 | | | 5.5 | V | |
| loh | High-level output current | | | | -2 | | | -6.5 | mA | |
| | t _w Pulse duration, clock/enable | High | 6 | | | 6 | | | ns | |
| t _W | ruise duration, clock/enable | Low | 7.3 | | | 7.3 | | | 1115 | |
| | Data actus timo | 'S373 | 0↓ | | | 0↓ | | | | |
| t _{su} | Data setup time | 'S374 | 5↑ | | | 5↑ | | | ns | |
| 4. | Data hold time | 'S373 | 10↓ | | | 10↓ | | | | |
| th | Data fiold time | 'S374 | 2↑ | | | 2↑ | | | ns | |
| TA | Operating free-air temperature | | -55 | | 125 | 0 | | 70 | °C | |

^{2.} The package thermal impedance is calculated in accordance with JESD 51-7.

SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374

OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

SDLS165B - OCTOBER 1975 - REVISED AUGUST 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (SN54S373, SN54S374, SN74S373, SN74S374)

| PARAMETER | | TEST | CONDITIONS† | | MIN | TYP‡ | MAX | UNIT |
|-----------------|------------------------|-------------------------|--------------------------|-------------------------|-----|------|------|------|
| V _{IH} | | | | | 2 | | | V |
| V_{IL} | | | | | | | 8.0 | V |
| V_{IK} | V _{CC} = MIN, | I _I = -18 mA | | | | | -1.2 | V |
| SN54S' | V _{CC} = MIN, | V _{IH} = 2 V, | V _{II} = 0.8 V, | I _{OH} = MAX | 2.4 | 3.4 | | ٧ |
| VOH SN74S' | ACC = MILA | VIH = Z V, | V L = 0.0 V, | IOH - MAX | 2.4 | 3.1 | | V |
| V_{OL} | V _{CC} = MIN, | V _{IH} = 2 V, | V _{IL} = 0.8 V, | I _{OL} = 20 mA | | | 0.5 | V |
| lozh | V _{CC} = MAX, | V _{IH} = 2 V, | V _O = 2.4 V | | | | 50 | μA |
| lozL | $V_{CC} = MAX$, | V _{IH} = 2 V, | V _O = 0.5 V | | | | -50 | μA |
| lį | $V_{CC} = MAX$, | V _I = 5.5 V | | | | | 1 | mA |
| lн | $V_{CC} = MAX$, | V _I = 2.7 V | | | | | 50 | μA |
| I _{IL} | $V_{CC} = MAX$, | V _I = 0.5 V | | | | | -250 | μA |
| IOS§ | V _{CC} = MAX | | | | -40 | | -100 | mA |
| | | | Outputs high | | | | 160 | |
| | | 'S373 | Outputs low | | | | 160 | |
| | | | Outputs disabled | d | | | 190 | |
| ICC | V _{CC} = MAX | | Outputs high | | | | 110 | mA |
| | | 'S374 | Outputs low | | | | 140 | |
| | j'S | 33/4 | Outputs disabled | d | | | 160 | |
| | | | CLK and OC at | 4 V, D inputs at 0 V | | | 180 | |

T For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, V_{CC} = 5 V, T_A = 25°C (see Figure 2)

| PARAMETER | FROM | то | TEST CONDITIONS | | 'S373 | | | 'S374 | | UNIT |
|------------------|---------------|----------|--|-----|-------|-----|-----|-------|-----|------|
| PARAMETER | (INPUT) | (OUTPUT) | 1E31 CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | UNII |
| fmax | | | $R_L = 280 \Omega$, $C_L = 15 pF$, See Note 3 | | | | 75 | 100 | | MHz |
| t _{PLH} | Data | Any Q | $R_L = 280 \Omega_{\rm s} C_L = 15 pF$, | | 7 | 12 | | | | ns |
| ^t PHL | Data | Ally Q | See Note 3 | | 7 | 12 | | | | 115 |
| t _{PLH} | C or CLK | Any Q | $R_L = 280 \Omega_{\rm p} C_L = 15 pF$, | | 7 | 14 | | 8 | 15 | ns |
| ^t PHL | C GI CLK | Ally Q | See Note 3 | | 12 | 18 | | 11 | 17 | 115 |
| ^t PZH | 00 | Any Q | $R_L = 280 \Omega$, $C_L = 15 pF$, | | 8 | 15 | | 8 | 15 | ns |
| ^t PZL | 00 | Ally Q | See Note 3 | | 11 | 18 | | 11 | 18 | 115 |
| ^t PHZ | oc | Any Q | $R_1 = 280 \Omega_s C_1 = 5 pF$ | | 6 | 9 | | 5 | 9 | ns |
| ^t PLZ | UC | Ally Q | KL - 200 22, CL - 5 pr | | 8 | 12 | | 7 | 12 | 115 |

NOTE 3. Maximum clock frequency is tested with all outputs loaded.

f_{max} = maximum clock frequency

tpLH = propagation delay time, low-to-high-level output

t_{PHL} = propagation delay time, high-to-low-level output

tpZH = output enable time to high level

tpzL = output enable time to low level

t_{PHZ} = output disable time from high level

tpLZ = output disable time from low level




[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§] Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

SDLS165B - OCTOBER 1975 - REVISED AUGUST 2002

PARAMETER MEASUREMENT INFORMATION SERIES 54LS/74LS DEVICES




- NOTES: A. C_L includes probe and jig capacitance.
 - B. All diodes are 1N3064 or equivalent.
 - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - D. S1 and S2 are closed for tpLH, tpHZ, and tpLZ; S1 is open and S2 is closed for tpZH; S1 is closed and S2 is open for tpZL.
 - E. Phase relationships between inputs and outputs have been chosen arbitrarily for these examples.
 - F. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O \approx 50~\Omega$, $t_r \leq$ 1.5 ns, $t_f \leq$ 2.6 ns.
 - G. The outputs are measured one at a time with one input transition per measurement.
 - H. All parameters and waveforms are not applicable to all devices .

Figure 1. Load Circuits and Voltage Waveforms



SDLS165B - OCTOBER 1975 - REVISED AUGUST 2002

PARAMETER MEASUREMENT INFORMATION SERIES 54S/74S DEVICES




- NOTES: A. C_L includes probe and jig capacitance.
 - B. All diodes are 1N3064 or equivalent.
 - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - D. S1 and S2 are closed for tpLH, tpHZ, and tpLZ; S1 is open and S2 is closed for tpZH; S1 is closed and S2 is open for tpZL.
 - E. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O \approx 50~\Omega$; t_f and $t_f \leq$ 7 ns for Series 54/74 devices and t_f and $t_f \leq$ 2.5 ns for Series 54S/74S devices.
 - F. The outputs are measured one at a time with one input transition per measurement.
 - G. All parameters and waveforms are not applicable to all devices .

Figure 2. Load Circuits and Voltage Waveforms




SDLS165B - OCTOBER 1975 - REVISED AUGUST 2002

TYPICAL APPLICATION DATA



Clock Circuit for Bus Exchange

Expandable 4-Word by 8-Bit General Register File





PACKAGE OPTION ADDENDUM



4-Jun-2007

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | e Eco Plan ⁽²⁾ | Lead/Ball Finish | n MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|-----------------|--------------------|------|----------------|---------------------------|------------------|--------------------------------|
| 5962-7801102VRA | ACTIVE | CDIP | J | 20 | 1 | TBD | A42 SNPB | N / A for Pkg Type |
| 5962-7801102VSA | ACTIVE | CFP | W | 20 | 1 | TBD | A42 | N / A for Pkg Type |
| 78011022A | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type |
| 7801102RA | ACTIVE | CDIP | J | 20 | 1 | TBD | A42 SNPB | N / A for Pkg Type |
| 7801102SA | ACTIVE | CFP | W | 20 | 1 | TBD | A42 | N / A for Pkg Type |
| JM38510/32502B2A | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type |
| JM38510/32502BRA | ACTIVE | CDIP | J | 20 | 1 | TBD | A42 SNPB | N / A for Pkg Type |
| JM38510/32502BSA | ACTIVE | CFP | W | 20 | 1 | TBD | A42 | N / A for Pkg Type |
| JM38510/32502SRA | ACTIVE | CDIP | J | 20 | 1 | TBD | A42 SNPB | N / A for Pkg Type |
| JM38510/32502SSA | ACTIVE | CFP | W | 20 | 1 | TBD | A42 | N / A for Pkg Type |
| JM38510/32503B2A | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type |
| JM38510/32503BRA | ACTIVE | CDIP | J | 20 | 1 | TBD | A42 SNPB | N / A for Pkg Type |
| JM38510/32503BSA | ACTIVE | CFP | W | 20 | 1 | TBD | A42 | N / A for Pkg Type |
| SN54LS373J | ACTIVE | CDIP | J | 20 | 1 | TBD | A42 SNPB | N / A for Pkg Type |
| SN54LS374J | ACTIVE | CDIP | J | 20 | 1 | TBD | A42 SNPB | N / A for Pkg Type |
| SN54S373J | ACTIVE | CDIP | J | 20 | 1 | TBD | A42 SNPB | N / A for Pkg Type |
| SN54S374J | ACTIVE | CDIP | J | 20 | 1 | TBD | A42 SNPB | N / A for Pkg Type |
| SN74LS373DW | ACTIVE | SOIC | DW | 20 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LS373DWE4 | ACTIVE | SOIC | DW | 20 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LS373DWG4 | ACTIVE | SOIC | DW | 20 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LS373DWR | ACTIVE | SOIC | DW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LS373DWRE4 | ACTIVE | SOIC | DW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LS373DWRG4 | ACTIVE | SOIC | DW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LS373N | ACTIVE | PDIP | N | 20 | 20 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type |
| SN74LS373N3 | OBSOLETE | PDIP | N | 20 | | TBD | Call TI | Call TI |
| SN74LS373NE4 | ACTIVE | PDIP | N | 20 | 20 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type |
| SN74LS373NSR | ACTIVE | SO | NS | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LS373NSRE4 | ACTIVE | SO | NS | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LS373NSRG4 | ACTIVE | SO | NS | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LS374DBR | ACTIVE | SSOP | DB | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LS374DBRE4 | ACTIVE | SSOP | DB | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LS374DBRG4 | ACTIVE | SSOP | DB | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |





4-Jun-2007

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Packag Qty | e Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|-----------------|--------------------|------|---------------|---------------------------|------------------|------------------------------|
| SN74LS374DW | ACTIVE | SOIC | DW | 20 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LS374DWG4 | ACTIVE | SOIC | DW | 20 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LS374DWR | ACTIVE | SOIC | DW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LS374DWRG4 | ACTIVE | SOIC | DW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LS374J | OBSOLETE | CDIP | J | 20 | | TBD | Call TI | Call TI |
| SN74LS374N | ACTIVE | PDIP | N | 20 | 20 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type |
| SN74LS374N3 | OBSOLETE | PDIP | N | 20 | | TBD | Call TI | Call TI |
| SN74LS374NE4 | ACTIVE | PDIP | N | 20 | 20 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type |
| SN74LS374NSR | ACTIVE | SO | NS | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LS374NSRE4 | ACTIVE | SO | NS | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74LS374NSRG4 | ACTIVE | SO | NS | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74S373DW | ACTIVE | SOIC | DW | 20 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74S373DWE4 | ACTIVE | SOIC | DW | 20 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74S373DWG4 | ACTIVE | SOIC | DW | 20 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74S373DWR | ACTIVE | SOIC | DW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74S373DWRE4 | ACTIVE | SOIC | DW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74S373DWRG4 | ACTIVE | SOIC | DW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74S373J | OBSOLETE | CDIP | J | 20 | | TBD | Call TI | Call TI |
| SN74S373N | ACTIVE | PDIP | N | 20 | 20 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type |
| SN74S373N3 | OBSOLETE | PDIP | N | 20 | | TBD | Call TI | Call TI |
| SN74S373NE4 | ACTIVE | PDIP | N | 20 | 20 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type |
| SN74S374DW | ACTIVE | SOIC | DW | 20 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74S374DWE4 | ACTIVE | SOIC | DW | 20 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74S374DWG4 | ACTIVE | SOIC | DW | 20 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74S374DWR | ACTIVE | SOIC | DW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74S374DWRE4 | ACTIVE | SOIC | DW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74S374DWRG4 | ACTIVE | SOIC | DW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74S374J | OBSOLETE | CDIP | J | 20 | | TBD | Call TI | Call TI |



PACKAGE OPTION ADDENDUM

4-Jun-2007

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | e Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|-----------------|--------------------|------|----------------|---------------------------|------------------|------------------------------|
| SN74S374N | ACTIVE | PDIP | N | 20 | 20 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type |
| SN74S374N3 | OBSOLETE | PDIP | N | 20 | | TBD | Call TI | Call TI |
| SN74S374NE4 | ACTIVE | PDIP | N | 20 | 20 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type |
| SN74S374NSR | ACTIVE | SO | NS | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74S374NSRE4 | ACTIVE | SO | NS | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74S374NSRG4 | ACTIVE | SO | NS | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SNJ54LS373FK | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type |
| SNJ54LS373J | ACTIVE | CDIP | J | 20 | 1 | TBD | A42 SNPB | N / A for Pkg Type |
| SNJ54LS373W | ACTIVE | CFP | W | 20 | 1 | TBD | A42 | N / A for Pkg Type |
| SNJ54LS374FK | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type |
| SNJ54LS374J | ACTIVE | CDIP | J | 20 | 1 | TBD | A42 SNPB | N / A for Pkg Type |
| SNJ54LS374W | ACTIVE | CFP | W | 20 | 1 | TBD | A42 | N / A for Pkg Type |
| SNJ54S373FK | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type |
| SNJ54S373J | ACTIVE | CDIP | J | 20 | 1 | TBD | A42 SNPB | N / A for Pkg Type |
| SNJ54S374FK | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type |
| SNJ54S374J | ACTIVE | CDIP | J | 20 | 1 | TBD | A42 SNPB | N / A for Pkg Type |
| SNJ54S374W | ACTIVE | CFP | W | 20 | 1 | TBD | A42 | N / A for Pkg Type |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI




PACKAGE OPTION ADDENDUM

4-Jun-2007


| to Customer on an annual basis. | | |
|---------------------------------|--|--|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |





Carrier tape design is defined largely by the component lentgh, width, and thickness.

| Ao = | Dimension | designed | to | accommodate | the | component | width. | |
|--|-----------|----------|----|-------------|-----|-----------|------------|--|
| | | | | accommodate | | | | |
| Ko = | Dímension | designed | to | accommodate | the | component | thickness. | |
| W = Overall width of the carrier tape. | | | | | | | | |
| P = Pitch between successive cavity centers. | | | | | | | | |




TAPE AND REEL INFORMATION



PACKAGE MATERIALS INFORMATION

19-May-2007

| Device | Package | Pins | | Reel Diameter (mm) | Reel Width (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|---------|------|-----|--------------------------|-----------------------|---------|---------|---------|------------|-----------|------------------|
| SN74LS373DWR | DW | 20 | MLA | 330 | 24 | 10.8 | 13.0 | 2.7 | 12 | 24 | Q1 |
| SN74LS373NSR | NS | 20 | MLA | 330 | 24 | 8.2 | 13.0 | 2.5 | 12 | 24 | Q1 |
| SN74LS374DBR | DB | 20 | MLA | 330 | 16 | 8.2 | 7.5 | 2.5 | 12 | 16 | Q1 |
| SN74LS374DWR | DW | 20 | MLA | 330 | 24 | 10.8 | 13.0 | 2.7 | 12 | 24 | Q1 |
| SN74LS374NSR | NS | 20 | MLA | 330 | 24 | 8.2 | 13.0 | 2.5 | 12 | 24 | Q1 |
| SN74S373DWR | DW | 20 | MLA | 330 | 24 | 10.8 | 13.0 | 2.7 | 12 | 24 | Q1 |
| SN74S374DWR | DW | 20 | MLA | 330 | 24 | 10.8 | 13.0 | 2.7 | 12 | 24 | Q1 |
| SN74S374NSR | NS | 20 | MLA | 330 | 24 | 8.2 | 13.0 | 2.5 | 12 | 24 | Q1 |




TAPE AND REEL BOX INFORMATION

| Device | Package | Pins | Site | Length (mm) | Width (mm) | Height (mm) |
|--------------|---------|------|------|-------------|------------|-------------|
| SN74LS373DWR | DW | 20 | MLA | 333.2 | 333.2 | 31.75 |
| SN74LS373NSR | NS | 20 | MLA | 333.2 | 333.2 | 31.75 |
| SN74LS374DBR | DB | 20 | MLA | 342.9 | 336.6 | 28.58 |
| SN74LS374DWR | DW | 20 | MLA | 333.2 | 333.2 | 31.75 |
| SN74LS374NSR | NS | 20 | MLA | 333.2 | 333.2 | 31.75 |
| SN74S373DWR | DW | 20 | MLA | 333.2 | 333.2 | 31.75 |
| SN74S374DWR | DW | 20 | MLA | 333.2 | 333.2 | 31.75 |
| SN74S374NSR | NS | 20 | MLA | 333.2 | 333.2 | 31.75 |




PACKAGE MATERIALS INFORMATION

19-May-2007




| U | $(\cap -$ | - 6015 | _ | * * |
|----|------------|--------|---|-----|
| 14 | LEADS | SHOWN | | |



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.

 D. Index point is provided on cap for terminal identification only.


 E. Falls within Mil—Std 1835 GDFP2—F20



FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER




- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a metal lid.
 - D. The terminals are gold plated.
 - E. Falls within JEDEC MS-004



N (R-PDIP-T**)


PLASTIC DUAL-IN-LINE PACKAGE



- All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.

DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.

 Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.




MECHANICAL DATA

NS (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14-PINS SHOWN




- . All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| | Applications | |
|------------------------|---|---|
| amplifier.ti.com | Audio | www.ti.com/audio |
| dataconverter.ti.com | Automotive | www.ti.com/automotive |
| dsp.ti.com | Broadband | www.ti.com/broadband |
| interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| logic.ti.com | Military | www.ti.com/military |
| power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| microcontroller.ti.com | Security | www.ti.com/security |
| www.ti-rfid.com | Telephony | www.ti.com/telephony |
| www.ti.com/lpw | Video & Imaging | www.ti.com/video |
| | Wireless | www.ti.com/wireless |
| | dataconverter.ti.com dsp.ti.com interface.ti.com logic.ti.com power.ti.com microcontroller.ti.com www.ti-rfid.com | dataconverter.ti.com dsp.ti.com interface.ti.com logic.ti.com power.ti.com microcontroller.ti.com www.ti-rfid.com www.ti.com/lpw Automotive Broadband Digital Control Military Optical Networking Security Telephony Video & Imaging |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated