


D2525

**DUAL GENERAL-PURPOSE  
INTERFACE BUS TRANSCEIVER**

**MEETS IEEE STANDARD 488-1978 (GPIB)**

- 8-Channel Bidirectional Transceiver
- Power-Up/Power-Down Protection (Glitch-Free)
- High-Speed, Low-Power Schottky Circuitry
- Low-Power Dissipation . . . 72 mW Max per Channel
- Fast Propagation Times . . . 22 ns Max
- High-Impedance P-N-P Inputs
- Receiver Hysteresis . . . 650 mV Typ
- Open-Collector Driver Output Option
- No Loading of Bus When Device Is Powered Down ( $V_{CC} = 0$ )

TOP, J. OR N DUAL-IN-LINE PACKAGE  
(TOP VIEW)



FUNCTION TABLES

EACH DRIVER

INPUTS			OUTPUT
D	TE	PE	B
H	H	H	H
L	H	X	L
H	X	L	Z <sup>†</sup>
X	L	X	Z <sup>†</sup>


EACH RECEIVER

INPUTS			OUTPUT
D	TE	PE	B
L	L	X	L
H	L	X	H
X	H	X	Z

H = high level, L = low level, X = irrelevant, Z = High-impedance state.

<sup>†</sup>This is the high-impedance state of a normal 3-state output modified by the internal resistors to  $V_{CC}$  and ground.

95/608  
SN75160B... FT Partag  
(TOP VIEW)



96 RES Only  
004704

4704

TI

Copyright © 1985, Texas Instruments Incorporated  
CK

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS  
INSTRUMENTS  
POST OFFICE BOX 225012 • DALLAS, TEXAS 75266


E. LT

DATE 09/87 11:01 MILITARY MARKETING EXT 6716

**SN75180B SN95160B**  
**OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER**

logic diagram (positive logic)


logic symbol<sup>†</sup>




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

▼ Designates 3-state outputs.

◻ Designates passive-pullup outputs.



schematics of inputs and outputs



## OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1) . . . . .	7 V
Input voltage . . . . .	5.5 V
Low-level driver output current . . . . .	100 mA
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2):	
DW package . . . . .	+125 mW
J package . . . . .	1375 mW
FK package . . . . .	13.75 +150 mW
Operating free-air temperature range . . . . .	-55°C to 70°C 100°C
Storage temperature range . . . . .	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from the case for 60 seconds: J package . . . . .	300°C
Lead temperature 1.6 mm (1/16 inch) from the case for 10 seconds: DW or N package . . . . .	260°C

NOTES 1. All voltage values are with respect to network ground terminal.

2. For operation above 25°C free-air temperature, derate the DW package at the rate of 0.0 mW/°C, the FK package at the rate of 0.2 mW/°C, and the J package at the rate of 11.0 mW/°C. In the J package, SN75160B chips are alloy mounted  
II.DFK  
J and FK

## recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	V
High-level input voltage, V <sub>IH</sub> , PE + TE	2			V
Low-level input voltage, V <sub>IL</sub> , PE & TE			0.8	V
High-level output current, I <sub>OH</sub>	Bus ports with pull-ups active		-5.2	mA
			-800	μA
Low-level output current, I <sub>OL</sub>	Bus ports		48	mA
	Terminal ports		16	
Operating free air temperature, T <sub>A</sub>	-55	-70		°C

100

HIGH LEVEL INPUT VOLTAGE, V <sub>IH</sub> , Bus & Terminal	25°C	2	V
	Full Range	2.1	V
LOW LEVEL INPUT VOLTAGE, V <sub>IL</sub> , Bus & Terminal	25°C	.7	V
	Full Range	.7	V

# OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

SN95160B

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT	
$V_{IK}$	Input clamp voltage	$I_I = -18 \text{ mA}$ , $V_{CC} = \text{Min.}$		-0.8	-1.5	-	V	
$V_{HYS}$	Hysteresis $(V_T+ - V_T-)$	Bus	$V_{CC} = 5\text{V}$	0.4	0.65	-	V	
$V_{OH}$	High-level output voltage	Terminal	$I_{OH} = -800 \mu\text{A}$ , TE at 0.8 V, $V_{CC} = \text{Min.}$	2.7	3.5	-	V	
		Bus	$I_{OH} = -5.2 \text{ mA}$ , PE and TE at 2 V, $V_{CC} = \text{Min.}$	2.62	4.3.3	-		
$V_{OL}$	Low-level output voltage	Terminal	$I_{OL} = 16 \text{ mA}$ , TE at 0.8 V, $V_{CC} = \text{Min.}$	0.3	0.6	-	V	
		Bus	$I_{OL} = 48 \text{ mA}$ , TE at 2 V, $V_{CC} = \text{Min.}$	0.35	0.6	-		
$I_I$	Input current at maximum input voltage	Terminal	$V_I = 5.5 \text{ V}$ , $V_{CC} = \text{Max.}$	0.2	100	-	$\mu\text{A}$	
$I_{IH}$	High-level input current	Terminal	$V_I = 2.7 \text{ V}$ , $V_{CC} = \text{Max.}$	0.1	20	-	$\mu\text{A}$	
$I_{IL}$	Low-level input current	Terminal	$V_I = 0.5 \text{ V}$ , $V_{CC} = \text{Max.}$	-10	-100	-	$\mu\text{A}$	
$V_{I/O(\text{bus})}$	Voltage at bus port		Driver disabled $V_{CC} = 5\text{V}$	$I_{I(\text{bus})} = 0$	2.5	3.0	3.7	V
				$I_{I(\text{bus})} = -12 \text{ mA}$	-	-1.5	-	
				$V_{I(\text{bus})} = -1.5 \text{ V to } 0.4 \text{ V}$	-	-1.3	-	
				$V_{I(\text{bus})} = 0.4 \text{ V to } 2.5 \text{ V}$	0	-3.2	-	
				$V_{I(\text{bus})} = 2.5 \text{ V to } 3.7 \text{ V}$	-	+2.5	-	
				$V_{I(\text{bus})} = 3.7 \text{ V to } 5 \text{ V}$	0	2.5	-3.2	
				$V_{I(\text{bus})} = 5 \text{ V to } 5.5 \text{ V}$	0.7	2.5	-	
$I_{I/O(\text{bus})}$	Current into bus port	Power on	Driver disabled $V_{CC} = 5\text{V}$	$V_{I(\text{bus})} = 0 \text{ V to } 2.5 \text{ V}$	-	+40	$\mu\text{A}$	mA
		Power off	$V_{CC} = 0$	$V_{I(\text{bus})} = 0 \text{ V to } 2.5 \text{ V}$	-	-	-	
$I_{OS}$	Short-circuit output current	Terminal	$V_{CC} = \text{Max.}$	-	-15	-35	-75	mA
		Bus	$V_{CC} = \text{Max.}$	-	-25	-50	-125	
$I_{CC}$	Supply current		No load $V_{CC} = \text{Max.}$	Receivers low and enabled	70	90	-	mA
				Drivers low and enabled	85	110	-	
$C_{i/o(\text{bus})}$	Bus port capacitance		$V_{CC} = 5 \text{ V to } 0 \text{ V}$ , $f = 1 \text{ MHz}$	$V_{I/O} = 0 \text{ to } 2 \text{ V}$ ,	30	-	$\text{pF}$	

<sup>†</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $C_L = 15 \text{ pF}$ ,  $T_A = 25^\circ\text{C}$  (unless otherwise noted)

PARAMETER	FROM	TO	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output	Terminal	Bus	$C_L = 30 \text{ pF}$ , See Figure 1	14	20	-	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output				14	20	-	
$t_{PLH}$ Propagation delay time, low-to-high-level output	Bus	Terminal	$C_L = 30 \text{ pF}$ , See Figure 2	10	20	-	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output				15	22	-	
$t_{PZH}$ Output enable time to high level	TE	Bus	See Figure 3	25	35	-	ns
$t_{PHZ}$ Output disable time from high level				13	22	-	
$t_{PZL}$ Output enable time to low level				22	35	-	
$t_{PLZ}$ Output disable time from low level				22	32	-	
$t_{PZH}$ Output enable time to high level	TE	Terminal	See Figure 4	20	30	-	ns
$t_{PHZ}$ Output disable time from high level				12	20	-	
$t_{PZL}$ Output enable time to low level				23	32	-	
$t_{PLZ}$ Output disable time from low level				19	30	-	
$t_{en}$ Output pull-up enable time	PE	Bus	See Figure 5	15	22	-	ns
$t_{dis}$ Output pull-up disable time				13	20	-	



POST OFFICE BOX 228012 • DALLAS TEXAS 75265

**PARAMETER MEASUREMENT INFORMATION**




FIGURE 1. TERMINAL-TO-BUS PROPAGATION DELAY TIMES




FIGURE 2. BUS-TO-TERMINAL PROPAGATION DELAY TIMES




FIGURE 3. TE-TO-BUS ENABLE AND DISABLE TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_r \leq 6$  ns,  $t_f \leq 6$  ns,  $Z_{out} = 50 \Omega$ .

B.  $C_L$  includes probe and jig capacitance.

6 ns

**TEXAS**  
**INSTRUMENTS**  
POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION




FIGURE 4. TE-TO-TERMINAL ENABLE AND DISABLE TIMES




FIGURE 5. PE-TO-BUS PULLUP ENABLE AND DISABLE TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq 1\text{ MHz}$ , 50% duty cycle,  $t_f \leq 6\text{ ns}$ ,  $t_r \leq t_f$ ,  $Z_{out} = 50\Omega$ .

B.  $C_L$  includes probe and jig capacitance

6 ns

**TYPICAL CHARACTERISTICS**




FIGURE 6




FIGURE 7




FIGURE 8

**TEXAS**  
**INSTRUMENTS**  
POST OFFICE BOX 225012 • DALLAS TEXAS 75265

~~SN75160B~~ SN75160S

# OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

## TYPICAL CHARACTERISTICS




FIGURE 9




FIGURE 10




FIGURE 11




FIGURE 12