

# **STW45NM50**

N-CHANNEL 500V - 0.07Ω - 45A TO-247

## MDmesh<sup>TM</sup> Power MOSFET

PRELIMINARY DATA

TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	ID
STW45NM50	500V	<0.09Ω	45 A


- TYPICAL R<sub>DS</sub>(on) = 0.07Ω
   HIGH dv/dt AND AVALANCHE CAPABILITIES
- 100% AVALANCHE TESTED
- LOW INPUT CAPACITANCE AND GATE CHARGE
- LOW GATE INPUT RESISTANCE
- TIGHT PROCESS CONTROL AND HIGH MANUFACTURING YIELDS


#### DESCRIPTION

The MDmesh<sup>™</sup> is a new revolutionary MOSFET technology that associates the Multiple Drain process with the Company's PowerMESH<sup>™</sup> horizontal layout. The resulting product has an outstanding low on-resistance, impressively high dv/dt and excellent avalanche characteristics. The adoption of the Company's proprietary strip technique yields overall dynamic performance that is significantly better than that of similar competition's products.

#### **APPLICATIONS**

The MDmesh<sup>™</sup> family is very suitable for increasing power density of high voltage converters allowing system miniaturization and higher efficiencies.





Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	500	V
V <sub>DGR</sub>	Drain-gate Voltage ( $R_{GS}$ = 20 k $\Omega$ )	500	V
V <sub>GS</sub>	Gate- source Voltage	±30	V
ID	Drain Current (continuos) at T <sub>C</sub> = 25°C	45	A
ID	Drain Current (continuos) at T <sub>C</sub> = 100°C	28.4	A
I <sub>DM</sub> (•)	Drain Current (pulsed)	180	A
P <sub>TOT</sub>	Total Dissipation at $T_C = 25^{\circ}C$	260	W
	Derating Factor	2.08	W/°C
dv/dt	Peak Diode Recovery voltage slope	6	V/ns
T <sub>stg</sub>	Storage Temperature	-65 to 150	°C
Tj	Max. Operating Junction Temperature	150	°C

#### **ABSOLUTE MAXIMUM RATINGS**

(•)Pulse width limited by safe operating area

### STW45NM50

#### THERMAL DATA

Rthj-case	Thermal Resistance Junction-case	Max	0.48	°C/W
Rthj-amb	Thermal Resistance Junction-ambient	Max	30	°C/W
Rthc-sink	Thermal Resistance Case-sink	Тур	0.1	°C/W
Τl	Maximum Lead Temperature For Soldering	g Purpose	300	°C

#### **AVALANCHE CHARACTERISTICS**

Symbol	Parameter	Max Value	Unit
I <sub>AR</sub>	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T <sub>j</sub> max)	45	А
E <sub>AS</sub>	Single Pulse Avalanche Energy (starting $T_j = 25 \ ^\circ C$ , $I_D = I_{AR}$ , $V_{DD} = 50 \ V$ )	1400	mJ

# **ELECTRICAL CHARACTERISTICS** (TCASE = 25 °C UNLESS OTHERWISE SPECIFIED) OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source Breakdown Voltage	$I_D = 250 \ \mu A, \ V_{GS} = 0$	500			V
IDSS	Zero Gate Voltage	V <sub>DS</sub> = Max Rating			1	μA
1088	Drain Current ( $V_{GS} = 0$ )	$V_{DS}$ = Max Rating, $T_{C}$ = 125 °C			10	μΑ
I <sub>GSS</sub>	Gate-body Leakage Current (V <sub>DS</sub> = 0)	$V_{GS} = \pm 30 V$			±100	nA

#### ON (1)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static Drain-source On Resistance	V <sub>GS</sub> = 10V, I <sub>D</sub> = 22.5A		0.07	0.09	Ω
I <sub>D(on)</sub>	On State Drain Current	$V_{DS} > I_{D(on)} \times R_{DS(on)max,}$ $V_{GS} = 10V$	45			A

#### DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g <sub>fs</sub> (1)	Forward Transconductance	$V_{DS} > I_{D(on)} \times R_{DS(on)max,}$ $I_{D} = 22.5A$		25		S
Ciss	Input Capacitance			4400		pF
Coss	Output Capacitance	V <sub>DS</sub> = 25V, f = 1 MHz, V <sub>GS</sub> = 0		710		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			110		pF
R <sub>G</sub>	Gate Input Resistance	f=1 MHz Gate DC Bias = 0 Test Signal Level = 20mV Open Drain		1.3		Ω

Note: 1. Pulsed: Pulse duration =  $300 \ \mu$ s, duty cycle 1.5 %.



# ELECTRICAL CHARACTERISTICS (CONTINUED) SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on Delay Time	V <sub>DD</sub> = 250V, I <sub>D</sub> = 22.5A		16		ns
tr	Rise Time	$R_G = 4.7\Omega V_{GS} = 10V$ (see test circuit, Figure 3)		8		ns
Qg	Total Gate Charge			100	135	nC
Qgs	Gate-Source Charge	$V_{DD} = 400V, I_D = 45A, V_{GS} = 10V$		33		nC
Q <sub>gd</sub>	Gate-Drain Charge			83		nC

#### SWITCHING OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t <sub>r(Voff)</sub>	Off-voltage Rise Time	V <sub>DD</sub> = 400V, I <sub>D</sub> = 45A,		14		ns
t <sub>f</sub>	Fall Time	$R_{G} = 4.7\Omega, V_{GS} = 10V$		6		ns
tc	Cross-over Time	(see test circuit, Figure 5)		13		ns

#### SOURCE DRAIN DIODE


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain Current				45	А
I <sub>SDM</sub> (2)	Source-drain Current (pulsed)				180	А
V <sub>SD</sub> (1)	Forward On Voltage	$I_{SD} = 45A, V_{GS} = 0$			1.5	V
t <sub>rr</sub>	Reverse Recovery Time	I <sub>SD</sub> = 45A, di/dt = 100A/μs,		270		ns
Qrr	Reverse Recovery Charge	$V_{DD} = 100V, T_j = 150^{\circ}C$		1.6		μC
I <sub>RRM</sub>	Reverse Recovery Current	(see test circuit, Figure 5)		100		А

Note: 1. Pulsed: Pulse duration = 300 μs, duty cycle 1.5 %.
2. Pulse width limited by safe operating area.


57.

#### STW45NM50


Fig. 1: Unclamped Inductive Load Test Circuit



**Fig. 3:** Switching Times Test Circuit For Resistive Load



**Fig. 5:** Test Circuit For Inductive Load Switching And Diode Recovery Times



#### Fig. 2: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit



57.

DIM.		mm		inch			
DINI.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
А	4.7		5.3	0.185		0.209	
D	2.2		2.6	0.087		0.102	
E	0.4		0.8	0.016		0.031	
F	1		1.4	0.039		0.055	
F3	2		2.4	0.079		0.094	
F4	3		3.4	0.118		0.134	
G		10.9			0.429		
Н	15.3		15.9	0.602		0.626	
L	19.7		20.3	0.776		0.779	
L3	14.2		14.8	0.559		0.582	
L4		34.6			1.362		
L5		5.5			0.217		
M	2	5.5	3	0.079	0.217	0.1	

### **TO-247 MECHANICAL DATA**



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a trademark of STMicroelectronics

© 2000 STMicroelectronics – Printed in Italy – All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco -Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com