TMS27C040 J PACKAGE

SMLS040F - NOVEMBER 1990 - REVISED SEPTEMBER 1997

- Organization . . . 524288 by 8 Bits
- Single 5-V Power Supply
- Industry Standard 32-Pin Dual In-Line Package and 32-Lead Plastic Leaded Chip Carrier
- All Inputs/Outputs Fully TTL Compatible
- Static Operation (No Clocks, No Refresh)
- Max Access/Min Cycle Time

V_{CC} ± 10% '27C/PC040-10 100 ns '27C/PC040-12 120 ns '27C/PC040-15 150 ns


- 8-Bit Output For Use in Microprocessor-Based Systems
- Power-Saving CMOS Technology
- 3-State Output Buffers
- 400-mV Assured DC Noise Immunity With Standard TTL Loads
- Latchup Immunity of 250 mA on All Input and Output Pins
- No Pullup Resistors Required
- Low Power Dissipation (V_{CC} = 5.5 V)
 - Active . . . 275 mW Worst Case
 - Standby . . . 0.55 mW Worst Cas E (CMOS-Input Levels)
- Temperature Range Options

description

The TMS27C040 devices are 524288 by 8-bit (4194304-bit), ultraviolet (UV) light erasable, electrically programmable read-only memories (EPROMs).


The TMS27PC040 devices are 524288 by 8-bit (4194304-bit), one-time programmable (OTP) electrically programmable read-only memories (PROMs).

These devices are fabricated using CMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by the Series 74 TTL circuits. Each output can drive one Series 74 TTL circuit without external resistors.



30 A17 29 A14 28 A13 27 A8 26 A9 А5Г 7 A4[25 A11 8 A3[24 G 9 А2Г 23 A10 10 22 | E А1Г 11 21 DQ7 A0 12 20 DQ6 DQ0 13 DQ1 DQ5 19 18 DQ4 DQ2 15 17 T DQ3 GND 16

> TMS27PC040 FM PACKAGE (TOP VIEW)



PII	PIN NOMENCLATURE							
A0-A18 DQ0-DQ7 E G GND VCC VPP	Address Inputs Inputs (programming)/Outputs Chip Enable Output Enable Ground 5-V Supply 13-V Power Supply†							

[†] Only in program mode.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SMLS040F - NOVEMBER 1990 - REVISED SEPTEMBER 1997

description (continued)

The data outputs are 3-state for connecting multiple devices to a common bus

The TMS27C040 is offered in a 600-mil ceramic dual-in-line package (J suffix). The TMS27C040 is offered with two choices of temperature ranges of 0° C to 70° C (JL suffix) and -40° C to 85° C (JE suffix). (See Table 1.)

The TMS27PC040 is offered in a 32-lead plastic leaded chip carrier package (FM suffix). The TMS27PC040 is offered with two choices of temperature ranges of 0°C to 70°C (JL suffix) and –40°C to 85°C (JE suffix).

 FUNCTION
 SUFFIX FOR OPERATING FREE-AIR TEMPERATURE RANGES

 0°C to 70°C
 - 40°C to 85°C

 TMS27C040-XXX
 JL
 JE

 TMS27PC040-XXX
 FML
 FME

Table 1. Temperature Range Suffixes

These EPROMs and PROMS operate from a single 5-V supply (in the read mode), and they are ideal for use in microprocessor-based systems. One other (13 V) supply is needed for programming. All programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used.

operation

The seven modes of operation are listed in Table 2. The read mode requires a single 5-V supply. All inputs are TTL level except for V_{PP} during programming (13 V), and V_{H} (12 V) on A9 for the signature mode.

FUNCTION[†] MODE E G VPP Vcc Α9 A0 DQ0-DQ7 Read V_{IL} V_{IL} Χ Χ Χ Data Out Vcc **Output Disable** Vcc Х Χ Hi-Z V_{IL} V_{IH} Vcc Standby ۷ін Χ Vcc VCC Х Χ Hi-Z Χ Programming V_{IL} ۷ін Vpp Vcc Χ Data In Х Program Inhibit ۷ін ۷ін Vpp Vcc Χ Hi-Z Χ Χ Verify Data Out V_{IH} V_{IL} V_{PP} Vcc V_{IL} MFG Code 97 Signature Mode ۷ıı ۷ıı Vcc Vcc V_H‡ ۷ін Device Code 50

Table 2. Operation Modes

read/output disable

When the outputs of two or more TMS27C040s or TMS27PC040s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from competing outputs of the other devices. To read the output of a single device, a low level signal is applied to the \overline{E} and \overline{G} pins. All other devices in the circuit should have their outputs disabled by applying a high level signal to one of these pins.

latchup immunity

Latchup immunity on the TMS27C040 and TMS27PC040 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the EPROM is interfaced to industry standard TTL or MOS logic devices. The input/output layout approach controls latchup without compromising performance or packing density.



 $^{^{\}dagger}$ X can be V_{IL} or V_{IH} ‡ V_H = 12 V \pm 0.5 V

SMLS040F - NOVEMBER 1990 - REVISED SEPTEMBER 1997

power down

Active I_{CC} supply current can be reduced from 50 mA to 1 mA by applying a high TTL input on \overline{E} and to 100 μ A by applying a high CMOS input on \overline{E} . In this mode all outputs are in the high-impedance state.

erasure (TMS27C040)

Before programming, the TMS27C040 EPROM is erased by exposing the chip through the transparent lid to a high intensity UV-light (wavelength 2537 Å). The recommended minimum exposure dose (UV intensity \times exposure time) is 15-W·s/cm². A typical 12-mW/cm², filterless UV lamp erases the device in 21 minutes. The lamp must be located about 2.5 cm above the chip during erasure. After erasure, all bits are in the high state. Normal ambient light contains the correct wavelength for erasure; therefore, when using the TMS27C040, the window must be covered with an opaque label. After erasure (all bits in logic high state), logic lows are programmed into the desired locations. A programmed low can be erased only by UV light.

initializing (TMS27PC040)

The OTP TMS27PC040 PROM is provided with all bits in logic high state, then logic lows are programmed into the desired locations. Logic lows programmed into an OTP PROM cannot be erased.

SNAP! Pulse programming

The TMS27C040 and TMS27PC040 are programmed by using the SNAP! Pulse programming algorithm. The programming sequence is shown in the SNAP! Pulse programming flow chart shown in Figure 1.

The initial setup is $V_{PP} = 13 \text{ V}$, $V_{CC} = 6.5 \text{ V}$, $\overline{E} = V_{IH}$, and $\overline{G} = V_{IH}$. Once the initial location is selected, the data is presented in parallel (eight bits) on pins DQ0 through DQ7. Once addresses and data are stable, the programming mode is achieved when \overline{E} is pulsed low (V_{IL}) with a pulse duration of $t_{W(PGM)}$. Every location is programmed only once before going to interactive mode.

In the interactive mode, the word is verified at V_{PP} = 13 V, V_{CC} = 6.5 V, \overline{E} = V_{IH} , and \overline{G} = V_{IL} . If the correct data is not read, the programming is performed by pulling \overline{E} low with a pulse duration of $t_{w(PGM)}$. This sequence of verification and programming is performed up to a maximum of 10 times. When the device is fully programmed, all bytes are verified with V_{CC} = V_{PP} = 5 V \pm 10%.

program inhibit

Programming can be inhibited by maintaining high level inputs on the \overline{E} and \overline{G} pins.

program verify

Programmed bits can be verified with $V_{PP} = 13 \text{ V}$ when $\overline{G} = V_{IL}$, and $\overline{E} = V_{IH}$.

signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 (pin 26) is forced to 12 V. Two identifier bytes are accessed by toggling A0. All other addresses must be held low. The signature code for the TMS27C040 is 9750. A0 low selects the manufacturer's code 97 (Hex), and A0 high selects the device code 50 (Hex), as shown in Table 3.

Table 3. Signature Mode

IDENTIFIER [†]					PII	NS				
IDENTIFIER	A0	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	HEX
MANUFACTURER CODE	V_{IL}	1	0	0	1	0	1	1	1	97
DEVICE CODE	V_{IH}	0	1	0	1	0	0	0	0	50

[†] E = G = V_{II} , A1-A8 = V_{II} , A9 = V_H, A10-A18 = V_{II} , V_{PP} = V_{CC}.







Figure 1. SNAP! Pulse Programming Flow Chart



logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers are for the J package.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, v _{CC} (see Note 1)	. –0.6 V tO / V
Supply voltage range, V _{PP} (see Note 1)	-0.6 V to 14 V
Input voltage range (see Note 1), All inputs except A9	V to $V_{CC} + 1 V$
A9	-0.6 V to 13 V
Output voltage range, with respect to V _{SS} (see Note 1)	V to V _{CC} + 1 V
Operating free-air temperature range ('27C040JL and '27PC040FML)	0°C to 70°C
Operating free-air temperature range ('27C040JE and '27PC040FME)	– 40°C to 85°C
Storage temperature range, T _{stg} –	-65°C to 125°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



NOTE 1: All voltage values are with respect to GND.

SMLS040F - NOVEMBER 1990 - REVISED SEPTEMBER 1997

recommended operating conditions

				MIN	NOM	MAX	UNIT
Vaa	Supply voltage	Read mode (see Note 2)		4.5	5	5.5	V
VCC	Supply voltage	SNAP! Pulse programming Read mode SNAP! Pulse programming Read mode SNAP! Pulse programming level dc input voltage	gorithm	6.25	6.5	6.75	V
V	Cumphy voltage	Read mode		V _{CC} - 0.6		V _{CC} + 0.6	V
VPP	Supply voltage	SNAP! Pulse programming al	gorithm	12.75	13	13.25	V
M. Habita alda a fallana			TTL	2		V _{CC} + 0.5	V
VIH	High-level ac input voltage		CMOS	V _{CC} - 0.2		V _{CC} + 0.5	V
V	Low level de input voltage		TTL	- 0.5		0.8	V
V_{IL}	Low-level de input voltage		CMOS	- 0.5		0.2	V
T _A	Operating free-air temperature	'27C040JL '27PC040FML		0		70	°C
T_A	Operating free-air temperature	'27C040JE		- 40		85	°C

NOTE 2: V_{CC} must be applied before or at the same time as V_{PP} and removed after or at the same time as V_{PP}. The device must not be inserted into or removed from the board when V_{PP} or V_{CC} is applied.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		TEST CO	ONDITIONS	MIN	MAX	UNIT
V	High level de output voltage	igh-level dc output voltage					V
Vон	nigh-level dc output voltage		I _{OH} = – 20 μA		V _{CC} – 0.1		V
Voi	V _{OL} Low-level dc output voltage		I _{OL} = 2.1 mA		0.4	V	
VOL			I _{OL} = 20 μA			0.1	V
II	Input current (leakage)		V _I = 0 V to 5.5 V		<u>±</u> 1	μΑ	
lo	Output current (leakage)		$V_O = 0 V \text{ to } V_{CC}$		±1	μΑ	
I _{PP1}	Pp supply current		V _{PP} = V _{CC} = 5.5		10	μΑ	
IPP2	Vpp supply current (during program	pulse)	V _{PP} = 12.75 V		50	mA	
loor	Voo supply current (standby)	TTL-Input level	$V_{CC} = 5.5 V$,	E = V _{IH}		1	mA
ICC1	V _{CC} supply current (standby)	CMOS-Input level	$V_{CC} = 5.5 V$,	E = V _{CC}		100	μΑ
I _{CC2}	V _{CC} supply current (active)		E = V _{IL} , t _{cycle} = minimum outputs open†	V _{CC} = 5.5 V a cycle time,		50	mA

[†] Minimum cycle time = maximum access time.

capacitance over recommended ranges of supply voltage and operating free-air temperature, $f = 1 \text{ MHz}^{\ddagger}$

	PARAMETER	TEST CONDITIONS	MIN	TYP§	MAX	UNIT
Ci	Input capacitance	V _I = 0 V		4	8	pF
Co	Output capacitance	V _O = 0 V		8	12	pF

[‡] All typical values are at T_A = 25°C and nominal voltages.



[§] Capacitance measurements are made on sample basis only.

SMLS040F - NOVEMBER 1990 - REVISED SEPTEMBER 1997

switching characteristics over recommended ranges of operating conditions (see Notes 3 and 4)

PARAMETER		TEST CONDITIONS	'27C040-10 '27PC040-10			'27C040-12 '27PC040-12		'27C040-15 '27PC040-15	
			MIN	MAX	MIN	MAX	MIN	MAX	
ta(A)	Access time from address			100		120		150	ns
t _{a(E)}	Access time from chip enable	C _I = 100 pF,		100		120		150	ns
t _{en(G)}	Output enable time from G	1 Series 74		50		50		50	ns
t _{dis}	Output disable time from \overline{G} or \overline{E} , whichever occurs first	TTL load, Input t _r ≤ 20 ns, Input t _f ≤ 20 ns	0	50	0	50	0	50	ns
t _V (A)	Output data valid time after change of address, \overline{E} , or \overline{G} , whichever occurs first \dagger	m p ut t † ≤ 20 ms	0		0		0		ns

[†] Value calculated from 0.5-V delta to measured output level.

switching characteristics for programming: V_{CC} = 6.5 V and V_{PP} = 13 V (SNAP! Pulse), T_A = 25°C (see Note 3)

	PARAMETER	MIN	MAX	UNIT
^t dis(G)	Output disable time from G	0	100	ns
t _{en(G)}	Output enable time from G		150	ns

NOTE 3: For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low. (See Figure 2)

timing requirements for programming


			MIN	NOM	MAX	UNIT
^t w(PGM)	Pulse duration, program	SNAP! Pulse programming algorithm	95	100	105	μs
t _{su(A)}	Setup time, address		2			μs
t _{su(E)}	Setup time, E		2			μs
t _{su(G)}	Setup time, G		2			μs
t _{su(D)}	Setup time, data		2			μs
t _{su(VPP)}	Setup time, V _{PP}		2			μs
t _{su(VCC)}	Setup time, V _{CC}		2			μs
t _{h(A)}	Hold time, address		0			μs
t _{h(D)}	Hold time, data		2			μs


NOTES: 3. For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low. (See Figure 2)

^{4.} Common test conditions apply for t_{dis} except during programming.

SMLS040F - NOVEMBER 1990 - REVISED SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION





NOTES: A. C_L includes probe and fixture capacitance.

B. AC testing inputs are driven at 2.4 V for logic high and 0.4 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low for both inputs and outputs.

Figure 2. AC Testing Output Load Circuit and Waveform





Figure 3. Read-Cycle Timing

SMLS040F - NOVEMBER 1990 - REVISED SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION




†13-V V_{PP} and 6.5-V V_{CC} for SNAP! Pulse programming

Figure 4. Program-Cycle Timing (SNAP! Pulse Programming)

SMLS040F - NOVEMBER 1990 - REVISED SEPTEMBER 1997

FM (R-PQCC-J32)

PLASTIC J-LEADED CHIP CARRIER



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Falls within JEDEC MS-016

SMLS040F - NOVEMBER 1990 - REVISED SEPTEMBER 1997

J (R-CDIP-T**)

24 PIN SHOWN

CERAMIC SIDE-BRAZE DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998. Texas Instruments Incorporated