

CMOS-6/6A/6V/6X 1.0-MICRON CMOS GATE ARRAYS

April 1992

Description

NEC's CMOS-6 gate array families (CMOS-6, CMOS-6A, CMOS-6V and CMOS-6X) are ultra-high performance, sub-micron effective channel length CMOS products created for high-integration ASIC applications.

The device processing includes 1.0-micron (drawn) silicon-gate CMOS technology and three-layer (CMOS-6) and two-layer (CMOS-6A, CMOS-6V, CMOS-6V) metallization. This technology features channelless (sea-of-gates) architecture in densities from 1,200 to 177,408 equivalent gates, with an internal gate delay of 270 ps (F/O=1; L = 0). Output drive is variable to 18 mA. Slew rate buffers are also available.

CMOS-6 products are fully supported by NEC's advanced ASIC design technology. NEC's OpenCAD® integration system lets the designer choose the most powerful design tools and services available. The CMOS-6/6A/6V macro cell (block) library is compatible with the powerful CMOS-5 block library, which contain over 300 cells and more than 100 interface options.

NEC offers advanced packaging solutions with both through-hole and surface-mount ceramic PGAs and flat packages. These heat-sink-equipped packages give CMOS-6 devices the performance edge in high-integration applications.

Features

- Channelless, 1.μm CMOS high-density architecture
- □ Variable output drive: 4.5, 9.0, 13.5, or 18.0 mA
- Slew rate output buffers
- Free size memory blocks to 64 Kbytes (16K x 4, μPD65676)
- □ Powerful block library with more than 400 macros
- 3V characterized block library
- New 0.65 mm 184-pin plastic QFP for cost effective designs
- ☐ High I/O to gate ratio for CMOS-6V and CMOS-6X


Publications

This data sheet contains preliminary specifications, package information, and operational data for the CMOS-6 gate array families. Additional design information is available in NEC's CMOS-6 Block Library and CMOS-6 Design Manual. Contact your local NEC Design Center or the NEC Literature Center for further ASIC design information; see the back of this data sheet for locations and phone numbers.

OpenCAD is a registered trademark of NEC Electronics Inc.

70020-5

Figure 1. Sample CMOS-6/6A/6V/6X Packages



Gate Array Sizes

		Estimated	d Usable Gates	_
Device	Available	_	Design =	I/O Pads
(μ PD)	Gates	50% Memory	All Random*	(Max.)
CMOS-6	X Devices			
65612	1,200	1,000	800	64
65622	2,700	2,300	1,900	84
65626	3,900	3,300	2,700	104
65632	5,600	3,900	3,900	104
CMOS-6	A Devices			
65630	5,376	4,600	3,800	84
65636	8,000	6,800	5,600	100
65640	11,520	9,800	8,100	120
65646	16,240	13,800	11,400	140
65650	21,120	18,000	14,800	160
65654	30,720	26,100	21,500	192
CMOS-6	V Devices	, , ,	, ,	
65631	5,544	4,700	3,900	140
65641	11,520	9,800	8,100	160
65644	14,040	11,900	9,800	160
65647	16,240	13,800	11,400	160
65648	18,600	15,800	13,000	160
65651	21,120	18,000	14,800	220
65652	26,640	22,600	18,600	220
65655	30,720	26,100	21,500	, 220
CMOS-6	Devices			
65658	42,240	37,000	21,700	220
65664	72,576	63,500	54,400	288
65672	119,232	104,300	89,400	368
65676	177,408	155,200	133,100	448
		· · · · · · · · · · · · · · · · · · ·	<u> </u>	

Actual gate utilitization may vary depending on circuit implementation.

Utilization is 75% for three-layer metal; 70% for two-layer metal.

Memory utilization is determined by 50% x available gates + (utilization x 50% available gates)

Depending on package and circuit specification, some pads are used for $\rm V_{DD}$ and GND and are unavailable as signal pads.



Circuit Architecture

CMOS-6 products are built with NEC's 1-micron channelless architecture. As shown in figure 2, CMOS gate array chips are divided into I/O and internal cell areas. The I/O cell area contains input and output buffers that isolate the internal cells from high-energy external signals. The internal cell area is an array of basic cells, each composed of two p-channel MOS transistors and two n-channel MOS transistors, as well as four additional n-channel MOS transistors for compact RAM design. A cell configured as a two-input NAND gate is shown in figure 3. These p-channel and n-channel transistors are sized to offer a superb ratio of speed to silicon area.

Figure 2. Chip Layout and Internal Cell Configuration





Figure 3. Cell Configured as a Two-Input NAND



Output Slew Rate Selection

Fast rise and fall times of CMOS output buffers can cause system noise and signal overshoot. When an unterminated line is being driven by a buffer, the maximum line length is determined by the rise and fall time of the output buffers and the round-trip signal delay of the line.

As a general rule, the round-trip delay of the line should not exceed the rise or fall time of the driving signal. Transmission lines that are longer than those determined by the above rule can cause system performance degradation because of reflections and ringing. One benefit of slew rate output buffers is that longer interconnections on a PC board (and routing flexibility) are possible with slew rate output buffers.

The ASIC designer can slow down the output edge rate by selecting the slew rate output buffer and thus allowing for a longer line.

Also, as the slew rate buffers inject less noise than their non-slew rate counterparts into the internal power and ground busses of the devices, the slew rate buffers require fewer power pairs for simultaneous switching outputs.



Absolute Maximum Ratings

Power supply voltage, V _{DD}	-0.5 to +6.5 V
Input/output voltage, V _I / V _O	-0.5 V to V _{DD} + 0.5 V
Latch-up current, I _{LATCH}	>1 A (typ)
Output current, I _O	
4.5-mA drive	10 mA
9-mA drive	20 mA
13.5-mA drive	30 mA
18-mA drive	40 mA
Operating temperature, T _{OPT}	−40 to +85°C
Storage temperature, T _{STG}	−65 to +150°C

Caution: Exposure to absolute maximum ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should not be operated outside the recommended operating conditions.

Input/Output Capacitance

 $V_{DD} = V_{I} = 0 \text{ V; } f = 1 \text{ MHz}$

Terminal	Symbol	Тур	Max	Unit
Input	C _{IN}	10	25	рF
Output	Соит	10	25	pF
I/O	C _{I/Q}	10	25	pF

Note:

(1) Values include package pin capacitance.

Power Consumption

Description	Limits (max)	Unit	Test Conditions
Internal cell	8	μW/MHz	F/O = 3; L = 3 mm
Input block	46	μW/MHz	F/O = 3; L = 3 mm
Output block	.98	mW/MHz	C _L = 15 pF

Recommended Operating Conditions

		смоя	Level	ΠL		
Parameter	Symbol	Min	Max	Min	Max	Unit
Power supply voltage	V _{DD}	4.5	5.5	4.75	5.25	V
Ambient temperature	T _A	-40	+85	0	+70	°C
Low-level input voltage	V _{IL}	0	0.3 V _{DD}	0	0.8	V
High-level input voltage	V _{IH}	0.7 V _{DD}	V _{DD}	2.2	V _{DD}	V
Input rise or fall time	t _R , t _F	0	200	0	200	ns
Input rise or fall time, Schmitt	t _R , t _F	0	10	0	10	ms
Positive Schmitt-trigger voltage	V _P	1.8	4.0	1.2	2.4	V
Negative Schmitt-trigger voltage	V _N	0.6	3.1	0.6	1.8	V
Hysteresis voltage	V _H	0.3	1.5	0.3	1.5	٧

AC Characteristics

 $V_{DD} = 5 \text{ V} \pm 10\%$; $T_{\Delta} = -40 \text{ to } +85^{\circ}\text{C}$

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Toggle frequency	f _{TOG}	120			MHz	D-F/F; F/O = 2
Delay time, internal gate	t _{PD}		270		ps	F/O = 1; L = 0 mm
Delay time, 2-input NAND gate			700		ps	F/O = 3; L = 3 mm
Delay time, buffer						
Input (FI01)	t _{PD}		1.25		ns	F/O = 3; L = 3 mm
Output (FO01)	t _{PD}		2.0		ns	C _L = 15 pF
Output rise time	t _R		3.0		ns	C _L = 15 pF
Output fall time	t _F		2.0	-	ns	C _L = 15 pF



DC Characteristics

 $V_{DD} = 5 \text{ V} \pm 10\%$; $T_{A} = -40 \text{ to } +85 \,^{\circ}\text{C}$

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Quiescent current (Note 1)	IL		0.1	400	μА	$V_1 = V_{DD}$ or GND
Input leakage current						
Regular	I ₁		10 ⁻⁵	10	μA	$V_{l} = V_{DD}$ or GND
50 kΩ pull-up	I _I	-40	-100	-270	μΑ	V _I = GND
5 kΩ pull-up	1,	-0.35	-1.0	-2.2	mA	V _I = GND
50 kΩ pull-down	ŀ _l	45	120	300	μΑ	V _I = V _{DD}
Off-state output leakage current	l _{oz}			10	μΑ	$V_O = V_{DD}$ or GND
Input clamp voltage	V _{IC}	-1.2			٧	I _I = 18 mA
Output short circuit current (Note 2)	los	-250			mA	V _O = 0 V
Low-level output current (CMOS)						
4.5 mA (Note 3)	l _{OL}	4.5			mA	V _{OL} = 0.4 V
9 mA (Note 3)	l _{OL}	9.0			mA	V _{OL} = 0.4 V
13.5 mA (Note 3)	l _{oL}	13.5			mA	V _{OL} = 0.4 V
18 mA (Note 3)	l _{OL}	18.0			mA	V _{OL} = 0.4 V
High-level output current (CMOS)						
4.5 mA (Note 3)	l _{oн}	-2.5			mA	$V_{OH} = V_{DD} - 0.4 V$
9 mA (Note 3)	l _{oн}	-5.0			mA	$V_{OH} = V_{DD} - 0.4 V$
13.5 mA (Note 3)	Гон	-7.5			mA	$V_{OH} = V_{DD} - 0.4 V$
18 mA (Note 3)	Гон	-10.0			mA	$V_{OH} = V_{DD} - 0.4 V$
Low-level output current (TTL)						
9 mA (Note 4)	l _{OL}	9.0			mA	V _{OL} = 0.4 V
18 mA (Note 4)	l _{oL}	18.0			mA	V _{OL} = 0.4 V
High-level output current (TTL)						
9 mA (Note 4)	l _{oh}	-0.5			mA	V _{OH} = 2.4 V
18 mA (Note 4)	l _{oh}	-1.0			mA	V _{OH} = 2.4 V
Low-level output voltage	V _{OL}			0.1	V	I _{OL} = 0 mA
High-level output voltage (CMOS) (Note 3)	V _{OH}	V _{DD} -0.1			V	I _{OH} = 0 mA
High-level output voltage (TTL) (Note 4)	V _{OH}	2.6	3.4		V	I _{OH} = 0 mA

Notes:

⁽¹⁾ The maximum value reflects the use of pull-up/pull-down resistors and oscillator blocks. Contact an NEC ASIC Design Center for assistance in calculation.

⁽²⁾ Rating is for only one output operating in this mode for less than 1 second.

 $[\]begin{array}{ll} \hbox{(3)} & \hbox{CMOS-level output buffer (V}_{DD} = 5 \ V \pm 10\%, \ T_A = -40 \ to \ +85^{\circ} C). \\ \hbox{(4)} & \hbox{TTL-level output buffer (V}_{DD} = 5 \ V \pm 5\%, \ T_A = 0 \ to \ +70^{\circ} C). \\ \end{array}$



Package Plan

		MO PD6					MO PD6								S-6\ 65xx						OS-(
				632	630		640			654	631	641					652	655			672	
K gates (usable w/o memory)	0.8	1.9	2.7	3.9	3.8	5.6	8.1	11.4	14.8	21.5	3.9	8.1	9.8	11.4	13.0	14.8	18.6	21.5	21.7	54.4	89.4	133
Maximum I/O Pins	64	84	104	104	84	100	120	140	160	192	140	160	160	160	160	220	220	220	220	288	368	448
Plastic Quad Flatpack (QFP)																						
44-pin	Α	Α	Α		Α	Α	Α	Α	Α													
52-pin	Α	Α	Α		Α	Α	Α	Α	Α	Α												
64-pin		Α	Α		Α	Α	Α	Α	Α	Α												
80-pin			Α		Α	Α	Α	Α	A^1	Α												
100-pin						Α	Α	Α	Α	Α	Α								Α			
120-pin							Α	Α	Α	Α	Α								Α	Α	Α	
136-pin								A	Α	Α	Α	Α	Α						Α	Α	Α	
160-pin									Α	Α	E	Α	Α	Α	Α				Α	Α	Α	Α
184-pin										Α						Α	Α		Α	Α	Α	Α
Thin Quad Flatpack (TQFP)																						
80-pin			Α																			
Shrink Plastic Quad Flatpack (QFI	P-FP) (.5 m	m L	ead Pi	tch)																	
100-pin						A	A	A	Α	A	Α								Α			
120-pin							Α	Α	Α	Α	Α								Α	Α	Α	
136-pin								Α	Α	Α	Α											
144-pin											E	Α	Α						Α	Α	Α	
·										٨			۸	^								^
160-pin*									A	A		A	A	A	A	۸			A	A	A	A
176-pin									Α	Α		Α	Α	Α	Α	Α	Α		A	Α	A	A
208-pin*																Α	Α	Α	Α	Α	Α	Α
304-pin																				E	E	E
Ceramic Pin Grid Array (PGA)																						
72-pin							Α	Α	Α	Α												
132-pin								Α	Α	Α	Α	Α							Α	Α	Α	Α
176-pin										Α						Α	Α		Α	Α	Α	Α
208-pin																			Α	Α	Α	Α
280-pin																				Α	Α	Α
364-pin																					Α	Α
Ceramic Pin Grid Array (PGA) (Bo	ıtt Lead																					
288-pin																					A^1	A^1
528-pin (with heat sink)																						Α
528-pin (without heat sink)																						Α
Plastic Leaded Chip Carrier (PLC	C)																					
68-pin																			A			
84-pin																			Α			
A Aveilable																						

A = Available

NOTE: NEC reserves the right to alter the package plan based on the results of qualification. For current package availability, please contact your local NEC Design Center.


A1= Need advanced notice

E = Under Evaluation

^{* =} Heat spreader under evaluation




184-Pin (0.65 mm) Plastic QFP



The new 184-pin 0.65 mm QFP shown above is ideal for PC integrated chipsets. The package is available with a copper leadframe thereby allowing greater heat dissipation than standard 42 alloy leadframe packages. The 0.65 mm pin pitch allows the use of widely available, cost effective assembly equipment. It is currently available in two masterslices. The $\mu PD65658$ with 25,344 usable gates and the $\mu PD65664$ with 43,545 usable gates.

Typical Package Marking





NEC's ASIC Design System


CMOS-6/6A/6V gate arrays are fully supported by NEC's network of ASIC Design Centers, listed on the back of this data sheet.

Design flow for CMOS-6/6A/6V gate arrays is shown in figure 4. Users can enlist Design Center support at any step in the design flow before actual manufacturing. Figure 4 shows the various levels at which Design Center support may begin — anywhere from level A through level E. Level C, "Verified Netlist," is the most popular interface.

NEC supports its ASIC products with a comprehensive CAD system that significantly reduces the time and expense usually associated with the development of semicustom devices. NEC's OpenCAD integration system supports tools for floorplanning, logic synthesis, automatic test generation, accelerated fault grading and full timing simulation, and advanced place-and-route algorithms. These advanced CAD tools ensure accurate designs.

Sample design kits are available at no charge to qualified users: contact an NEC ASIC Design Center for more information. (Software licensing required—NEC reserves the right to prioritize support based on user requirements.)

Figure 4. Gate Array Design Flow



Notes:

- (1) NEC supports the most popular workstations, including Mentor Graphics, Valid, DAZIX®, FutureNet, Viewlogic®, and HP9000 workstations, for the NEC ASIC product line. However, NEC does not support all workstations for all products. Please contact your nearest NEC ASIC Design Center for more information.
- (2) NEC provides support of System HILO®, Verilog®, and MACH 1000/1500™ interface capability.

DAZIX is a registered trademark of DAZIX Daisy / Cadnetix Inc. Viewlogic is a registered trademark of Viewlogic Systems, Inc. System HILO is a registered trademark of GenRad. Verilog is a registered trademark of Cadence Design Systems, Inc. MACH 1000 and MACH 1500 are trademarks of Zycad Corp.



I_{OL} (mA)

18.0

18.0

4.5

4.5

9.0

1 (8)

Cells

1 (6)

1 (6)

1 (5)

1 (5)

1 (5)

Description

Block Library List

The CMOS-6 families offer a variety of blocks, including gates, flip-flop circuits, and shift registers. The functions of these blocks are designed to be compatible with those of the CMOS-4 and CMOS-5 families.

In addition, such memory blocks as RAM and ROM and low-power gates are provided. The low-power block, in particular, was designed with low fan-out taken into consideration; the number of cells is less than that of the standard block, contributing to low power consumption and high efficiency

	ard block, contributing to low power coigh efficiency.	nsum	nption	BT08	Output buffer, CMOS 3-state out, 50 kΩ pull-up resolution buffer, CMOS 3-state out, 5 kΩ pull-up resolution buffer, TTL 3-state out	s. 4.5 9.0	٠,
Bloc	k List			BTU8	Output buffer, TTL 3-state out, 50 k Ω pull-up res.		1 (6)
Block Name	Description	I _{OL} (mA)	Cells	BTW8 BT09 BTU9 BTW9	Output buffer, TTL 3-state out, 50 k Ω pull-up res. Output buffer, TTL 3-state out Output buffer, TTL 3-state out, 50 k Ω pull-up res. Output buffer, TTL 3-state out, 50 k Ω pull-up res.	18.0 18.0	1 (6) 2 (12) 2 (12) 2 (12)
	Interface Blocks			EXT1	Output buffer, N-ch open drain	9.0	1 (2)
Inputs				EXT3	Output buffer, N-ch open drain, 50 kΩ pull-up res		1 (2)
FI01	Input buffer, CMOS in	_	1 (3)	EXW3 EXT2	Output buffer, N-ch open drain, 5 k Ω pull-up res. Output buffer, P-ch open drain	9.0 *9.0	٠,,
FID1	Input buffer, CMOS in, 50 kΩ pull-down res.	-	1 (3)	EXT4	Output buffer, P-ch open drain, 50 kΩ pull-up res		1 (2)
FIU1	Input buffer, CMOS in, 50 k Ω pull-up res.	-	1 (3)	EXT5	Output buffer, N-ch open drain, 30 ks2 pull-up res	18.0	` '
FIW1	Input buffer, CMOS in, 5 k Ω pull-up res.	-	1 (3)	EXT7	Output buffer, N-ch open drain, 50 k Ω pull-up res		` '
FI02	Input buffer, TTL in	-	1 (3)	EXW7	Output buffer, N-ch open drain, 5 $k\Omega$ pull-up res.	18.0	1 (2)
FID2	Input buffer, TTL in, 50 kΩ pull-down res.	-	1 (3)	EXT6	Output buffer, P-ch open drain, 50 k Ω pull-up res	. *18.0	1 (2)
FIU2 FIW2	Input buffer, TTL in, 50 k Ω pull-up res. Input buffer, TTL in, 5 k Ω pull-up res.	-	1 (3) 1 (3)	EXT8	Output buffer, P-ch open drain, 50 k Ω pull-down res.	*18.0	1 (2)
FIB1	Input buffer, CMOS in, high fanout for clock driver	-	1 (24)	EXT9	Output buffer, N-ch open drain	13.5	` '
FIB2	Input buffer, TTL in, high fanout for clock driver	-	1 (24)	EXTB	Output buffer, N-ch open drain, 50 k Ω pull-up res	. 13.5	1 (2)
FDS1 FIS1	Input buffer, CMOS Schmitt in, 50 k Ω pull-down relative buffer, CMOS Schmitt in	es -	1 (6) 1 (6)		Output buffer, N-ch open drain, 5 k Ω pull-up res.	13.5	1 (2)
FUS1	Input buffer, CMOS Schmitt in, 50 k Ω pull-up res.	-	1 (6)	" India	cates I _{OH}		
FWS1	Input buffer, CMOS Schmitt in, 5 k Ω pull-up res.	-	1 (6)	I/O But	ffers		
FDS2	Input buffer, TTL Schmitt in, 50 kΩ pull-down res.		1 (6)	B001	I/O buffer, CMOS in, CMOS 3-state out	13.5	1 (9)
FIS2	Input buffer, TTL Schmitt in	-	1 (6)	B0D1	I/O buffer, CMOS in, CMOS 3-state out,	13.5	, ,
FUS2	Input buffer, TTL Schmitt in, 50 kΩ pull-up res.	-	1 (6)		50 k Ω pull-down res.		
FWS2	Input buffer, TTL Schmitt in, 5 k Ω pull-up res.	-	1 (6)	B0U1	I/O buffer, CMOS in, CMOS 3-state out,	13.5	1 (9)
Output	ts			B0W1	50 kΩ pull-up res. I/O buffer, CMOS in, CMOS 3-state out,	13.5	1 (9)
FO01	Output buffer, CMOS out	9.0	1 (2)	DUVVI	5 k Ω pull-up res.	13.5	1 (3)
FO02	Output buffer, CMOS out	13.5	1 (4)	B002	I/O buffer, TTL in, CMOS 3-state out	13.5	1 (9)
FO03	Output buffer, CMOS out	18.0	1 (4)	B0D2	I/O buffer, TTL in, CMOS 3-state out,	13.5	
FO04	Output buffer, CMOS out	4.5	1 (2)		50 kΩ pull-down res.		. (-)
FT01	Output buffer, TTL out	9.0	1 (4)	B0U2	I/O buffer, TTL in, CMOS 3-state out,	13.5	1 (9)
FT02	Output buffer, TTL out	18.0	2 (6)	D 0.14/0	50 kΩ pull-up res.	40.5	4 (0)
B007 B0D7	Output buffer, CMOS 3-state out	13.5 13.5	1 (6) 1 (6)	B0W2	I/O buffer, TTL in, CMOS 3-state out, 5 kΩ pull-up res.	13.5	1 (9)
BUD/	Output buffer, CMOS 3-state out, 50 k Ω pull-down res.	13.3	1 (0)		, ,		
DOL 17	•	13.5	1 (6)	B003 B0D3	I/O buffer, CMOS in, CMOS 3-state out	9.0 9.0	٠,
B0U7	Output buffer, CMOS 3-state out, 50 k Ω pull-up res.	13.3	1 (0)	БОДЗ	I/O buffer, CMOS in, CMOS 3-state out, 50 k Ω pull-down res.	9.0	1 (8)
B0W7	•	s. 13.5	1 (6)	B0U3	I/O buffer, CMOS in, CMOS 3-state out,	9.0	1 (8)
B008	Output buffer, CMOS 3-state out	9.0	1 (5)		50 k Ω pull-up res.		, ,
B0D8	Output buffer, CMOS 3-state out, 50 k Ω pull-down res.	9.0	1 (5)	B0W3	I/O buffer, CMOS in, CMOS 3-state out, 5 k Ω pull-up res.	9.0	1 (8)
B0U8	Output buffer, CMOS 3-state out, 50 kΩ pull-up re	es. 9.0	1 (5)	B004	I/O buffer, TTL in, CMOS 3-state out	9.0	1 (8)
B0W8			1 (5)	B0D4	I/O buffer, TTL in, CMOS 3-state out,	9.0	. ,
B009	Output buffer, CMOS 3-state out	18.0	1 (6)	_	50 kΩ pull-down res.	_	
B0D9	Output buffer, CMOS 3-state out,	18.0	1 (6)	B0U4	I/O buffer, TTL in, CMOS 3-state out,	9.0	1 (8)

Block

Name

B0W9

B00E

B0DE

Outputs (Cont.)

B0U9 Output buffer, CMOS 3-state out,

Output buffer, CMOS 3-state out,

Output buffer, CMOS 3-state out

Output buffer, CMOS 3-state out,

B0UE Output buffer, CMOS 3-state out, 50 k Ω pull-up res. 4.5

50 k Ω pull-up res.

 $5 \text{ k}\Omega$ pull-up res.

50 k Ω pull-down res.

50 k Ω pull-up res.

B0W4 I/O buffer, TTL in, CMOS out, 5 k Ω pull-up res.

Note: Number of internal cells required is shown in parentheses.

50 k Ω pull-down res.



Name	Description	(mA)	Cells	Block Name	Description	I _{OL} (mA)	Cells
	Interface Blocks (Cont.)				Interface Blocks (Cont.)		
I/O Buff	fers (Cont.)			I/O Buf	fers (Cont.)		
	I/O buffer, CMOS in, CMOS 3-state out	18.0	1 (9)	BSD4	I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 k Ω pull-down res.	9.0	1 (11)
	I/O buffer, CMOS in, CMOS 3-state out, 50 kΩ pull-down res.	18.0	1 (9)	BSI4 BSU4	I/O buffer, TTL Schmitt in, CMOS 3-state out I/O buffer, TTL Schmitt in, CMOS 3-state out,		1 (11) 1 (11)
	I/O buffer, CMOS in, CMOS 3-state out, 50 kΩ pull-up res.	18.0	1 (9)		50 k Ω pull-up res. I/O buffer, TTL Schmitt in, CMOS 3-state out,		1 (11)
	I/O buffer, CMOS in, CMOS 3-state out, 5 k Ω pull-up res.	18.0	1 (9)		5 k $Ω$ pull-up res.		, .
	I/O buffer, TTL in, CMOS 3-state out	18.0	1 (9)	BSD5	I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 k Ω pull-down res.	18.0	1 (12)
B0D6	I/O buffer, TTL in, CMOS 3-state out, 50 kΩ pull-down res.	18.0	1 (9)	BSI5	I/O buffer, CMOS Schmitt in, CMOS 3-state out	18.0	1 (12)
B0U6	1/O buffer, TTL in, CMOS 3-state out, 50 kΩ pull-up res.	18.0	1 (9)	BSU5	I/O buffer, CMOS Schmitt in, CMOS 3-state out, 50 k Ω pull-up res.	18.0	1 (12)
B0W6	$1/O$ buffer, TTL in, CMOS 3-state out, $5 \text{ k}\Omega$ pull-up res.	18.0	1 (9)	BSW5	I/O buffer, CMOS Schmitt in, CMOS 3-state out, 5 k Ω pull-up res.	18.0	1 (12)
	I/O buffer, TTL in, TTL 3-state out I/O buffer, TTL in, TTL 3-state out,	9.0 9.0	1 (9) 1 (9)	BSD6	I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 k Ω pull-down res.	18.0	1 (12)
	50 kΩ pull-up res.			BSI6	I/O buffer, TTL Schmitt in, CMOS 3-state out		1 (12)
	I/O buffer, TTL in, TTL 3-state out, 5 k Ω pull-up re I/O buffer, TTL in, TTL 3-state out		1 (9) 2 (15)	BSU6	I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 k Ω pull-up res.	10.0	1 (12)
	I/O buffer, TTL in, TTL 3-state out,		2 (15)	BSW6	I/O buffer, TTL Schmitt in, CMOS 3-state out, 5 k Ω pull-up res.	18.0	1 (12)
BOWB	50 k Ω pull-up res. I/O buffer, TTL in, TTL 3-state out, 5 k Ω pull-up re	s.18.0	2 (15)	BSIA	I/O buffer, TTL Schmitt in, TTL 3-state out		1 (12)
B00C	I/O buffer, CMOS in, CMOS 3-state out	4.5	1(8)	BSUA	I/O buffer, TTL Schmitt in, TTL 3-state out,	9.0	1 (12)
B0DC	I/O buffer, CMOS in, CMOS 3-state out, 50 k Ω pull-down res.	4.5	1(8)	BSWA	50 k Ω pull-up res. I/O buffer, TTL Schmitt in, TTL 3-state out, 5 k Ω pull-up res.	9.0	1 (12)
B0UC	I/O buffer, CMOS in, CMOS 3-state out,	4.5	1 (8)	BSIB	I/O buffer, TTL Schmitt in, TTL 3-state out	18.0	2 (18)
вомс	50 kΩ pull-up res. I/O buffer, CMOS in, CMOS 3-state out,	4.5	1 (8)	BSUB	I/O buffer, TTL Schmitt in, TTL 3-state out, 50 k Ω pull-up res.	18.0	2 (18)
	$5 \text{ k}\Omega$ pull-up res. I/O buffer, TTL in, CMOS 3-state out I/O buffer, TTL in, CMOS 3-state out,	4.5 4.5	1 (8) 1 (8)	BSWB	I/O buffer, TTL Schmitt in, TTL 3-state out, $6 k\Omega$ pull-up res.	18.0	2 (18)
5055	50 k Ω pull-down res.		(-)	BSDC	I/O buffer, CMOS Schmitt in, CMOS 3-state out,	4.5	1 (11)
B0UD	I/O buffer, TTL in, CMOS 3-state out, 50 k Ω pull-up res.	4.5	1 (8)	BSIC	50 k Ω pull-down res. I/O buffer, CMOS Schmitt in, CMOS 3-state out	4.5	1 (11)
B0WD	I/O buffer, TTL in, CMOS 3-state out,	4.5	1 (8)	BSUC	I/O buffer, CMOS Schmitt in, CMOS 3-state out,	4.5	1 (11)
BSD1	5 kΩ pull-up res. I/O buffer, CMOS Schmitt in, CMOS 3-state out,	13.5	1 (12)	BSWC	50 k Ω pull-up res. I/O buffer, CMOS Schmitt in, CMOS 3-state out,	4.5	1 (11)
BSI1	50 k Ω pull-down res. I/O buffer, CMOS Schmitt in, CMOS 3-state out	13.5	1 (12)		5 kΩ pull-up res.		
BSU1	I/O buffer, CMOS Schmitt in, CMOS 3-state out,		1 (12)		I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 k Ω pull-down res.		1 (11)
BSW1	50 k Ω pull-up res. I/O buffer, CMOS Schmitt in, CMOS 3-state out,	13.5	1 (12)	BSID	I/O buffer, TTL Schmitt in, CMOS 3-state out		1 (11)
BSD2	5 k $Ω$ pull-up res.		1 (12)		I/O buffer, TTL Schmitt in, CMOS 3-state out, 50 k Ω pull-up res.		1 (11)
BSI2	50 k Ω pull-down res. I/O buffer, TTL Schmitt in, CMOS 3-state out	13.5	1 (12)	BSWD	I/O buffer, TTL Schmitt in, CMOS 3-state out, 5 k Ω pull-up res.	4.5	1 (11
BSU2	I/O buffer, TTL Schmitt in, CMOS 3-state out,	13.5	1 (12)	Slew F	ate Output Buffers		
BSW2	50 k Ω pull-up res. I/O buffer, TTL Schmitt in, CMOS 3-state out,	13.5	1 (12)	FE03 BE09	18 mA CMOS level slew rate output buffer 18 mA CMOS 3-state slew rate output buffer		1 (4 1 (5
BSD3	5 kΩ pull-up res. I/O buffer, CMOS Schmitt in, CMOS 3-state out,	9.0	1 (11)	BED9	18 mA CMOS 3-state slew rate output buffer with 50K pull-down res.		1 (5
BSI3	50 k Ω pull-down res. I/O buffer, CMOS Schmitt in, CMOS 3-state out	9.0	1 (11)	BEU9	18 mA CMOS 3-state slew rate output buffer		4 /5
BSU3	I/O buffer, CMOS Schmitt in, CMOS 3-state out,		1 (11)		with 50K pull-up res.		1 (5
	50 k Ω pull-up res. I/O buffer, CMOS Schmitt in, CMOS 3-state out,		1 (11)		18 mA CMOS 3-state slew rate output buffer with 5K pull-up res.		1 (5
	$5~\text{k}\Omega$ pull-up res. Number of internal cells required is shown in parer			BE05 BED5	18 mA I/O slew rate buffer (CMOS in / CMOS out) 18 mA I/O slew rate buffer (CMOS in / CMOS out)		1 (8 1 (8



Block Name	Description	Cells	Block Name	Description	Cells
	Interface Blocks (Cont.)			Function Blocks - Normal Power	
Slew F	Rate Output Buffers (Cont.)		Inverte		
BEU5	18 mA I/O slew rate buffer (CMOS in / CMOS out) with 50K pull-up res.	1 (8)	F101 F102 F103	Inverter (F/O = 17) Inverter (F/O = 37) Inverter (F/O = 60)	1 2 3
BEW5	18 mA I/O slew rate buffer (CMOS in / CMOS out) with 5K pull-up res.	1 (8)	F104	Inverter $(F/O = 92)$	4
BE06 BED6	18 mA I/O slew rate buffer (TTL in / CMOS out) 18 mA I/O slew rate buffer (TTL in / CMOS out) with 50K pull-down res.	1 (8) 1 (8)	F108 Buffer	Inverter (F/O = 160) s	12
BEU6	18 mA I/O slew rate buffer (TTL in / CMOS out) with 50K pull-up res.	1 (8)	F111 F112	Non-inverting buffer (F/O = 17) Non-inverting buffer (F/O = 35)	2 3
BEW6	18 mA I/O slew rate buffer (TTL in / CMOS out) with 5K pull-up res.	1 (8)	F113 F114	Non-inverting buffer (F/O = 54) Non-inverting buffer (F/O = 74)	4
BFI5	18 mA Schmitt I/O slew rate buffer (CMOS in / CMOS out)	1 (11)	F114 F118	Non-inverting buffer (F/O = 74)	5 11
BFD5	18 mA Schmitt I/O slew rate buffer (CMOS in / CMOS out) with 50K pull-down res.	1 (11)	NOR G		
BFU5	18 mA Schmitt I/O slew rate buffer	1 (11)	F202 F203	2-input NOR 3-input NOR	2
BFW5		1 (11)	F204 F208	4-input NOR 8-input NOR	4 7
BFI6	(CMOS in / CMOS out) with 5K pull-up res. 18 mA Schmitt I/O slew rate buffer (TTL in / CMOS out)	1 (11)	F222 F223	2-input NOR, power 3-input NOR, power	4 6
BFD6	18 mA Schmitt I/O slew rate buffer (TTL in / CMOS out) with 50K pull-down res.	1 (11)	F224	4-input NOR, power	8
BFU6	18 mA Schmitt I/O slew rate buffer	1 (11)	OR Ga		
BFW6	(TTL in / CMOS out) with 50K pull-up res. 18 mA Schmitt I/O slew rate buffer (TTL in / CMOS out) with 51K pull-up rese	1 (11)	F212 F213 F214	2-input OR 3-input OR 4-input OR	2 3 3
	(TTL in / CMOS out) with 5K pull-up res.		F232	2-input OR, power	3
Specia FIB1	al Blocks Input buffer, CMOS in, high fanout for clock driver	1 (24)	F233 F234	3-input OR, power 4-input OR, power	4 4
FIB2 OSF1	Input buffer, TTL in, high fanout for clock driver Feedback resistance for oscillator (low freq.)	1 (24) 1	NAND	Gates	
OSF2	Feedback resistance for oscillator (high freq.)	1	F302 F303	2-input NAND 3-input NAND	2
OSF3	Feedback resistance for oscillator with Enable (low freq.)	1	F304	4-input NAND	3 4
OSF4	Feedback resistance for oscillator with Enable (high freq.)	1	F305 F306	5-input NAND 6-input NAND	5 5
OSI1	Oscillator input buffer	1	F308	8-input NAND	6
OSI2	Oscillator input buffer with Enable Oscillator output buffer with feedback res. (low freq.)	1 1	F322 F323	2-input NAND, power 3-input NAND, power	4
OSO2	Oscillator output buffer with feedback res. (high freq.)	1	F323	4-input NAND, power	6 8
	Oscillator output buffer (low freq.) Oscillator output buffer (high freq.)	1 1	AND G	Gates	
OSO7	,	1	F312 F313	2-input AND 3-input AND	2
OSO8	•	1	F314	4-input AND	3
SHT1	(high freq.) Monostable multivibrator	1	F332 F333 F334	2-input AND, power 3-input AND, power 4-input AND, power	3 4 4
	Oscillator pins must be used in combination. Some validations are:	d		HOR Gates	7
_	SI1 + OSO1 Low Frequency		F421	2-wide 1-2-input AND-OR inverter	3
	SI1 + OSO3 + OSF1 Low Frequency SI1 + OSO2 High Frequency		F422 F423	3-wide 1-1-2-input AND-OR inverter	4
	SI2 + OSO7 Low Frequency with oscillator Ena	ıble	F423 F424	2-wide 1-3-input AND-OR inverter 2-wide 2-2-input AND-OR inverter	4
	SI2 + OSO3 + OSF3 Low Frequency with oscillator Ena SI2 + OSO8 High Frequency with oscillator Ena		F425 F426	3-wide 2-2-2-input AND-OR inverter 2-wide 3-3-input AND-OR inverter	6 6
	SI2 + OSO4 + OSF4 High Frequency with oscilator Ena		F429	4-wide 2-2-2-2-input AND-OR inverter	8
10					



## Company	unction Blocks - Normal Power (Cont.) Gates				
F431 2-wick F432 3-wick F433 2-wick F433 2-wick F435 2-wick F436 2-wick F502 Dual F602 Dual F604 Clock F604 Clock F604 Clock F604 Clock F604 Clock F604 Clock F606 Clock F607 Clock F608 Clock F609 8-to- F909 8-to- F509 8-to) Gates			Function Blocks - Normal Power (Cont.)	
F432 3-wick F433 2-wick F434 2-wick F435 2-wick F436 2-wick F436 2-wick F436 2-wick F501 Clock F502 Dual FCK1 Clock FCK2 Clock FCK3 Clock FCK4 Clock FCK5 Clock FCK5 Clock FF511 Excli FF512 Excli FF512 Excli FF523 4-bit F523 4-bit F523 3-sta F532 3-sta F532 3-sta F532 3-sta F531 3-sta F532 3-sta F532 3-sta F531 4-bit F531 3-sta F532 3-sta F531 3-sta F532 3-sta F531 3-sta F			Flip-Flo	pps	
F433 2-wick F434 2-wick F435 2-wick F436 2-wick F436 2-wick F436 2-wick F501 Clock F502 Dual FCK1 Clock FCK2 Clock FCK3 Clock FCK4 Clock FCK5 Clock FCK5 Clock FCK4 Clock FCK5 Clock FCK5 Clock FCK6 Clock FCK6 Clock FCK6 Clock FCK7 Gate F511 Exclusive F512 Exclusive F512 Exclusive F513 3-state F513 3-state F531 3-stat	wide 1-2-input OR-AND inverter	3	F596	Synchronous R-S F/F with Set-Reset	11
F434 2-wick F435 2-wick F436 2-wick F436 2-wick F436 2-wick F436 2-wick F436 2-wick F436 2-wick F501 Clock F502 Dual F6K1 Clock F6K2 Clock F6K3 Clock F6K4 Clock F6K5 Clock F511 Exclus F512 Exclus F512 Exclus F521 1-bit F523 4-bit F523 3-sta F532 3-sta F532 3-sta F532 3-sta F532 3-sta F532 3-sta F531 3-sta F532 3-sta F531 3-sta F532 3-sta F531 3-sta F	wide 1-1-2-input OR-AND inverter	4	F611 F614	D-F/F D-F/F with Set-Reset	10
### ### #### #########################	wide 1-3-input OR-AND inverter wide 2-2-input OR-AND inverter	4 4	F617	D-F/F with Set-Reset low	10
### 2-wide	,	5	F631	D-F/F C low	8
### 4-wice ### #### ##########################	-wide 2-3-input OR-AND inverter -wide 3-3-input OR-AND inverter	6	F637	D-F/F C low with Set-Reset low	10
### ### ##############################	wide 2-2-2-input OR-AND inverter	8	F641	D-F/F, buffered	10
F501 Clock F502 Dual FCK1 Clock FCK3 Clock FCK4 Clock FCK5 Clock FCK5 Clock EX-OR Gate F511 Exclus EX-NOR Gate F512 Exclus Adders F521 1-bit F523 4-bit Buffers F531 3-sta F532 3-sta Decoders F561 2-to- F981 2-to- F982 3-to- Shift Regist F911 4-bit F912 4-bit F913 4-bit F914 4-bit F914 4-bit F914 4-bit F914 4-bit F915 4-bit F916 8-to- F569 8-to- F569 8-to- F570 4-to- F571 2-to- F571 Cua	Word		F647	D-F/F with Set-Reset low, buffered	10
F502 Dual FCK1 Cloc FCK2 Cloc FCK3 Cloc FCK4 Cloc FCK5 Cloc FCK5 Cloc FCK5 Cloc FCK5 Cloc FCK5 Cloc FCK6 FC		0	F661 F667	D-F/F C low, buffered D-F/F C low with Set-Reset low, buffered	10
FCK1 Cloc FCK2 Cloc FCK3 Cloc FCK4 Cloc FCK5 Cloc FCK5 Cloc EX-OR Gate F511 Excli EX-NOR Gat F512 Excli Adders F521 1-bit F523 4-bit Buffers F531 3-sta F532 3-sta Decoders F561 2-to- F981 2-to- F982 3-to- Shift Regist F911 4-bit F912 4-bit F913 4-bit F914 4-bit F914 4-bit Multiplexers F569 8-to- F570 4-to- F571 2-to- F571 2-to- F572 Qua	lock driver ual clock driver	0	F714	Toggle F/F with Set-Reset	ç
FCK3 Cloc FCK4 Cloc FCK5 Cloc FCK5 Cloc EX-OR Gate F511 Excl EX-NOR Gat F512 Excl Adders F521 1-bit F523 4-bit Buffers F531 3-sta F532 3-sta Decoders F561 2-to- F981 2-to- F981 3-to- F982 3-to- Shift Regist F911 4-bit F912 4-bit F913 4-bit F914 4-bit F914 4-bit F914 4-bit F914 4-bit F914 4-bit F915 4-bit F916 8-to- F569 8-to- F569 8-to- F570 4-to- F571 2-to- F571 2-to- F572 Quar	lock driver (F/O = 360)	40	F717	Toggle F/F with Set-Reset low	9
FCK4 Cloc FCK5 Cloc FCK5 Cloc EX-OR Gate F511 Excli EX-NOR Gat F512 Excli Adders F521 1-bit F523 4-bit Buffers F531 3-sta F532 3-sta Decoders F561 2-to- F981 2-to- F981 2-to- F981 4-bit F912 4-bit F912 4-bit F913 4-bit F914 4-bit F914 4-bit Multiplexers F569 8-to- F570 4-to- F571 2-to- F571 2-to- F572 Quar	lock driver (F/O = 720)	80	F737	Toggle low F/F with Set-Reset low	9
FCK5 Cloc EX-OR Gate F511 Excl EX-NOR Gat F512 Excl Adders F521 1-bit F523 4-bit Buffers F531 3-sta F532 3-sta Decoders F561 2-to- F981 2-to- F981 2-to- F982 3-to- Shift Regist F911 4-bit F912 4-bit F913 4-bit F914 4-bit F914 4-bit F914 4-bit Multiplexers F569 8-to- F569 8-to- F570 4-to- F571 2-to- F572 Quarance	lock driver (F/O = 1080)	120	F744 F747	Toggle F/F with Set-Reset, buffered Toggle F/F with Set-Reset low, buffered	9
EX-OR Gate F511 Excl EX-NOR Gat F512 Excl Adders F521 1-bit F523 4-bit Buffers F531 3-sta F532 3-sta F532 3-sta Decoders F561 2-to- F981 2-to- F981 3-to- F981 4-bit F911 4-bit F912 4-bit F913 4-bit F914 4-bit Multiplexers F569 8-to- F569 8-to- F570 4-to- F571 2-to- F571 2-to- F572 Quar	lock driver $(F/O = 1440)$	160 200	F747 F767	Toggle low F/F with Set-Reset low, buffered	9
## Exchi	lock driver $(F/O = 1800)$	200	F771	J-K F/F, buffered	10
EX-NOR Gate F512 Excli Adders F521 1-bit F523 4-bit Buffers F531 3-sta F532 3-sta Decoders F561 2-to- F981 2-to- F981 3-to- F982 3-to- Shift Regist F911 4-bit F912 4-bit F913 4-bit F914 4-bit Multiplexers F569 8-to- F569 8-to- F570 4-to- F571 2-to- F572 Quarant	ate		F774	J-K F/F with Set-Reset, buffered	12
Adders F521 1-bit F523 4-bit F523 3-sta F531 3-sta F532 3-sta Decoders F561 2-to- F981 2-to- F982 3-to- Shift Regist F911 4-bit F912 4-bit F913 4-bit F914 4-bit Multiplexers F569 8-to- F570 4-to- F571 2-to- F572 Qua	xclusive-OR	4	F777	J-K F/F with Set-Reset low, buffered	12
Adders F521 1-bit F523 4-bit F523 3-sta F531 3-sta F532 3-sta Decoders F561 2-to- F981 2-to- F982 3-to- Shift Regist F911 4-bit F912 4-bit F913 4-bit F914 4-bit Multiplexers F569 8-to- F570 4-to- F571 2-to- F572 Qua			F781	J-K F/F C low, buffered	10
Adders F521 1-bit F523 4-bit F523 3-sta F531 3-sta F532 3-sta Decoders F561 2-to- F981 2-to- F982 3-to- Shift Regist F911 4-bit F912 4-bit F913 4-bit F914 4-bit Multiplexers F569 8-to- F570 4-to- F571 2-to- F572 Qua			F787 F791	J-K F/F C low with Set-Reset low, buffered Toggle F/F with Set-Reset and Tog. Enable	12 12
F521 1-bit F523 4-bit F523 4-bit Buffers F531 3-sta F532 3-sta Decoders F561 2-to- F981 2-to- F982 3-to- Shift Regist F911 4-bit F912 4-bit F913 4-bit F914 4-bit Multiplexers F569 8-to- F569 8-to- F570 4-to- F571 2-to- F572 Qua	xclusive-NOR	4	F792	Toggle low F/F with Set-Reset and Tog. Enable low	12
F521 1-bit F523 4-bit F523 4-bit Buffers F531 3-sta F532 3-sta Decoders F561 2-to- F981 2-to- F982 3-to- Shift Regist F911 4-bit F912 4-bit F913 4-bit F914 4-bit Multiplexers F569 8-to- F569 8-to- F570 4-to- F571 2-to- F572 Qua			F922	4-bit D-F/F with Reset	33
F523 4-bit Buffers F531 3-sta F532 3-sta Decoders F561 2-to- F981 2-to- F982 3-to- Shift Regist F911 4-bit F912 4-bit F913 4-bit F914 4-bit Multiplexers F569 8-to- F570 4-to- F571 2-to- F572 Qua	-bit full-adder	9	F924	4-bit D-F/F	28
F531 3-sta F532 3-sta Decoders F561 2-to- F981 2-to- F982 3-to- Shift Regist F911 4-bit F912 4-bit F913 4-bit F914 4-bit Multiplexers F569 8-to- F570 4-to- F571 2-to- F572 Qua	-bit binary full-adder	32	Counte	arg	
F531 3-sta F532 3-sta Decoders F561 2-to- F981 2-to- F982 3-to- Shift Regist F911 4-bit F912 4-bit F913 4-bit F914 4-bit Multiplexers F569 8-to- F570 4-to- F571 2-to- F572 Qua			F961	4-bit synchronous binary counter with Reset low, buffered	52
F532 3-sta Decoders F561 2-to- F981 2-to- F982 3-to- Shift Regist F911 4-bit F912 4-bit F913 4-bit F914 4-bit Multiplexers F569 8-to- F570 4-to- F571 2-to- F572 Qua		-	F962	4-bit synchronous binary up counter with Reset low	38
Decoders F561 2-to- F981 2-to- F982 3-to- Shift Regist F911 4-bit F912 4-bit F913 4-bit F914 4-bit Multiplexers F569 8-to- F570 4-to- F571 2-to- F572 Qua	-state buffer with Enable -state buffer with Enable low	5 5	0		
F561 2-to- F981 2-to- F982 3-to- Shift Regist F911 4-bit F912 4-bit F913 4-bit F914 4-bit Multiplexers F569 8-to- F570 4-to- F571 2-to- F572 Qua		•	Compa		21
F981 2-to- F982 3-to- Shift Regist F911 4-bit F912 4-bit F913 4-bit F914 4-bit Multiplexers F569 8-to- F570 4-to- F571 2-to- F572 Qua			F985	4-bit magnitude comparator	32
F982 3-to- Shift Regist F911 4-bit F912 4-bit F913 4-bit F914 4-bit Multiplexers F569 8-to- F570 4-to- F571 2-to- F572 Qua	-to-4 decoder -to-4 decoder with Enable low	10 13	Scan		
Shift Regist F911 4-bit F912 4-bit F913 4-bit F914 4-bit Multiplexers F569 8-to F570 4-to F571 2-to F572 Qua	-to-8 decoder with Enable low	26	S000	Scan path D-F/F with Set-Reset	1 -
F911 4-bit F912 4-bit F913 4-bit F914 4-bit Multiplexers F569 8-to- F570 4-to- F571 2-to- F572 Qua			S002	Scan path D-F/F	14
F912 4-bit F913 4-bit F914 4-bit Multiplexers F569 8-to- F570 4-to- F571 2-to- F572 Qua	isters		S050 S052	Scan path D-F/F with Set-Reset, Hold Scan path D-F/F with Hold	12
F913 4-bit F914 4-bit Multiplexers F569 8-to- F570 4-to- F571 2-to- F572 Qua	-bit shift register with Reset	33 35	S100	Scan path J-K F/F with Set-Reset	14
F914 4-bit Multiplexers F569 8-to- F570 4-to- F571 2-to- F572 Qua	-bit serial/parallel shift register -bit parallel shift register with Reset low, Load	39	S102	Scan path J-K F/F	12
F569 8-to- F570 4-to- F571 2-to- F572 Qua	-bit shift register	28	S150	Scan path J-K F/F with Set-Reset, Hold	17
F569 8-to- F570 4-to- F571 2-to- F572 Qua	ers		S152	Scan path J-K F/F with Hold	15
F570 4-to- F571 2-to- F572 Qua	-to-1 multiplexer	18	S201 S202	Scan path D-latch with Reset Scan path D-latch	12 1
F572 Qua	-to-1 multiplexer	10	S301	Scan path D-latch with Reset (ATG)	
	-to-1 multiplexer	6	S302	Scan path D-latch (ATG)	7
Latches	Quad 2-to-1 multiplexer	14	S999	Scan path 2-to-1 data selector	4
			Delays	•	
F595 R-S	R-S latch	5	F130	Delay block (for monostable multivibrator)	8
F601 D-la)-latch	6	F130	Delay gate	(
	0-latch with Reset low	6 7	F132	Delay gate	
	0-latch with Reset low				
	0-latch with G driver low 0-latch with G low, Reset low	6 7			
	-bit D-latch	20			
F902 8-bit		38			



Block Name	Description	Cells	Block Name	Description	Cells
	Function Blocks - Low Power			Function Blocks - Low Power	
Multip	lexer		OP NA	ND Gates	
L572	Quad 2-to-1 multiplexer	10			
Latche	· es		L431 L432	2-wide 1-2-input OR-AND inverter 3-wide 1-1-2-input OR-AND inverter	2
L601	D-latch	3	L433	2-wide 1-3-input OR-AND inverter	2
L602	D-latch with Reset	4	L434	2-wide 2-2-input OR-AND inverter	2
L603	D-latch with Reset low	4			
L604	D-latch with G low driver	3	L435	2-wide 2-3-input OR-AND inverter	3
L605	D-latch with G low, R low	4	L436	2-wide 3-3-input OR-AND inverter	3
L901	4-bit latch	10	L454	4-wide 2-2-2-input OR-AND inverter	4
L902	8-bit latch	18	= 1/ 0=		
LSUZ	o-bit lateri	10	EX-OR	Gate	
Inverte	er		L511	EX-OR	3
L101	Inverter	1	EX-NO	R Gate	
Buffer			L512	EX-NOR	3
L111	Non-inverting buffer	1	Decod	ers	
NOR G	Sates		L561	2-to-4 decoder	6
			L981	2-to-4 decoder with Enable low	8
L202	2-input NOR	1	L982	3-to-8 decoder with Enable low	17
L203 L204	3-input NOR 4-input NOR	2 2	Elin El	one	
			Flip Fl	·	_
OR Ga	ites		L611	D-F/F	5
L212	2-input OR	2	L614	D-F/F with Set-Reset	7
L213	3-input OR	2	L617	D-F/F with Set-Reset low	7
L214	4-input OR	3	L631	D-F/F with C low	5
			L637	D-F/F with R low, S low, C low	7
NAND	Gates		L714	Toggle-F/F with Set-Reset	7
L302	2-input NAND	1	L717	Toggle-F/F with Set-Reset low	7
L302	3-input NAND	2	L737	Toggle low F/F with Set-Reset low	7
L304	4-input NAND	2	L922	4-bit D-F/F with Reset	23
	•		L924	4-bit D-F/F	18
L305	5-input NAND	3			
L306	6-input NAND	3	Shift F	legisters	
AND G	ates		L911	4-bit shift register with Reset	23
		•	L912	4-bit serial/parallel shift register	23
L312	2-input AND	2	L913	4-bit parallel in shift register with Reset low	27
L313 L314	3-input AND 4-input AND	2 3	L914	4-bit shift register	18
AND-N	IOR Gates				
L421	2-wide 1-2-input AND-OR inverter	2			
L422	3-wide 1-1-2-input AND-OR inverter	2			
L423	2-wide 1-3-input AND-OR inverter	2			
L424	2-wide 2-2-input AND-OR inverter	2			
L425	•	3			
L425 L426	3-wide 2-2-2-input AND-OR inverter 2-wide 3-3-input AND-OR inverter	3			
L429	4-wide 2-2-2-input AND-OR inverter	4			
L442	2-wide 4-4-input AND-OR inverter	4			
	,				
L462	3-wide 1-2-3-input AND-OR inverter	3			



Block	Description	Basic RAM	BIST	Cells	Block	Description	Basic RAM	BIST	Cells
	Memory Blocks					Memory Blocks			
High-S	peed Basic RAM Blocks - Hard Macr	os			High-S	peed Dual-Port RAM Blocks - Soft	Macros (C	ont.)	
KD49	Single-port RAM (32 word x 4 bit)		_	574	RK8F	Dual-port RAM (256 word x 8 bit)		RU8F	8887
KD8B	Single-port RAM (64 word x 8 bit)	_		1672	RK8H	Dual-port RAM (512 word x 8 bit)		RU8H	
KD8F	Single-port RAM (256 word x 8 bit)	_	_	5400	RKAB RKAD	Dual-port RAM (64 word x 10 bit)		RUAB RUAD	2733 5215
KDAB	Single-port RAM (64 word x 10 bit)	_	_	1976	HNAD	Dual-port RAM (128 word x 10 bit)	NEAD	HUAD	3210
KDAF	Single-port RAM (256 word x 10 bit)	_	_	6600	RKAF	Dual-port RAM (256 word x 10 bit)		RUAF	
KE49	Dual-port RAM (32 word x 4 bit)	_	_	820	RKAH	Dual-port RAM (512 word x 10 bit)		RUAH	
KE87	Dual-port RAM (16 word x 8 bit)			520	RKC9	Dual-port RAM (32 word x 16 bit)	KE49	RUC9 RUCB	3612 4609
KE8B	Dual-port RAM (64 word x 8 bit)	_	_	2128	RKCB	Dual-port RAM (64 word x 16 bit)	KEOD	HUCE	4608
KE8F	Dual-port RAM (256 word x 8 bit)	_	_	6000	RKCD	Dual-port RAM (128 word x 16 bit)		RUCD	
KEAB	Dual-port RAM (64 word x 10 bit)	_	_	2432	RKCF	Dual-port RAM (256 word x 16 bit)		RUCF	
KEAF	Dual-port RAM (256 word x 10 bit)	_	_	7200	RKEB	Dual-port RAM (64 word x 20 bit)		RUEB	
	10: 1 D 1 D 1 D 1 D 1 D 1 D 1 D 1 D 1 D 1				RKED	Dual-port RAM (128 word x 20 bit)	KEAB	RUED	10183
High-S	peed Single Port RAM Blocks - Soft	Macros			RKEF	Dual-port RAM (256 word x 20 bit)	KE49	RUH9	19968
RJ49	Single-port RAM (32 word x 4 bit)	KD49	RU49	778	RKH9	Dual-port RAM (32 word x 32 bit)		RUHB	
RJ4B	Single-port RAM (64 word x 4 bit)	KD49	RU4B	1381	RKHB	Dual-port RAM (64 word x 32 bit)		RUHD	
RJ4D	Single-port RAM (128 word x 4 bit)		RU4D	2556	RKHD	Dual-port RAM (128 word x 32 bit)	KE8B	RUHD	17604
RJ4F	Single-port RAM (256 word x 4 bit)	KD49	RU4F	4908	RKKB	Dual-port RAM (64 word x 40 bit)	KEAB	RUKB	10278
RJ89	Single-port RAM (32 word x 8 bit)		RU89	1384	RKKD	Dual-port RAM (128 word x 40 bit)	KEAB	RUKD	20116
RJ8B	Single-port RAM (64 word x 8 bit)		RU8B	1924		,			
RJ8D	Single-port RAM (128 word x 8 bit)		RU8D	3632	High-D	ensity Single-Port RAM Blocks - S	oft Macros	3	
RJ8F	Single-port RAM (256 word x 8 bit)	KD8B	RU8F	7009	RB4D	Single-port RAM (128 word x 4 bit)		_	1170
RJ8H	Single-port RAM (512 word x 8 bit)	KD8B	RU8H	13781	RB4F	Single-port RAM (256 word x 4 bit)		_	2133
RJAB	Single-port RAM (64 word x 10 bit)		RUAB	2246	RB4H	Single-port RAM (512 word x 4 bit)	_		4030
RJAD	Single-port RAM (128 word x 10 bit)		RUAD	4262	RB4M	Single-port RAM (1K word x 4 bit)	_	_	7826
RJAF	Single-port RAM (256 word x 10 bit)	KDAB	RUAF	8247	DD4C	Cingle port DAM (OK word v 4 bit)		_	15434
RJAH	Single-port RAM (512 word x 10 bit)	KDAR	RUAH	16249	RB4S RB4U	Single-port RAM (2K word x 4 bit) Single-port RAM (4K word x 4 bit)	_	_	30532
RJC9	Single-port RAM (32 word x 16 bit)	KD49		2602	RB8D	Single-port RAM (128 word x 8 bit)	_	_	2137
RJCB	Single-port RAM (64 word x 16 bit)	KD8B		3666	RB8F	Single-port RAM (256 word x 8bit)			3622
RJCD	Single-port RAM (128 word x 16 bit)		RUCD	7062					
D.105	0:1	KDOD	DUCE	12700	RB8H	Single-port RAM 512 word x 8 bit)	_	_	6999
RJCF RJEB	Single-port RAM (256 word x 16 bit) Single-port RAM (64 word x 20 bit)		RUCF RUEB	4306	RB8M	Single-port RAM (1K word x 8 bit)	_	_	11617 22958
RJED	Single-port RAM (04 word x 20 bit) Single-port RAM (128 word x 20 bit)		RUED		RB8S RBAF	Single-port RAM (2K word x 8 bit) Single-port RAM (256 word x 10 bit)	_	_	4439
RJEF	Single-port RAM (256 word x 20 bit)		RUEF		HUAI	Single-port train (250 word x 10 bit)			440.
					RBAH	Single-port RAM (512 word x 10 bit)	_	_	8619
RJH9	Single-port RAM (32 word x 32 bit)		RUH9	5030	RBAM		_	_	14369
RJHB	Single-port RAM (64 word x 32 bit) Single-port RAM (128 word x 32 bit)		RUHB RUHD	7143	RBAS	- · · · · · · · · · · · · · · · · · · ·	_		28450
RJHD RJKB	Single-port RAM (64 word x 40 bit)		RUKB	8423	RBCD	Single-port RAM (128 word x 16 bit)	_		4077
HIND	Single-port HAW (04 word x 40 bit)				RBCF	Single-port RAM (256 word x 16 bit)	_	_	7032
RJKD	Single-port RAM (128 word x 40 bit)	KDAB	RUKD	16427	RBCH		_	_	13764
					RBCM		_	_	22989
High-S	ipeed Dual Port RAM Blocks - Soft M	lacros			RBHD	Single-port RAM (128 word x 32 bit)		_	7949
RK49	Dual-port RAM (32 word x 4 bit)	KE49	RU49	1051	RBHF	Single-port RAM (256 word x 32 bit)	_	_	13844
RK4B	Dual-port RAM (64 word x 4 bit)	KE49		1910	RBHH			_	27289
RK4D	Dual-port RAM (128 word x 4 bit)		RU4D	3690	RBKF	Single-port RAM (256 word x 40 bit)		_	17109
RK4F	Dual-port RAM (256 word x 4 bit)	KE49	RU4F	6944	RBKH	Single-port RAM (512 word x 40 bit)	_	_	33769
RK87	Dual-port RAM (16 word x 8 bit)	KE87	RU87						
RK89	Dual-port RAM (32 word x 8 bit)		RU89	1904					
RK8B	Dual-port RAM (64 word x 8 bit)		RU8B	2413					
	the state of the s		RU8D	4587					



Block	Description	Basic RAM	BIST	Cells	Block	Description	Basic RAM	BIST	Cells	
	Memory Blocks	(Cont.)			Memory Blocks (Cont.)					
ком в	locks				RAM T	est (BIST)				
J14D	128 word x 4 bit ROM	_	_	720	RU49	32 word x 4 bit	_			
J14F	256 word x 4 bit ROM	_	_	1040	RU4B	64 word x 4 bit	_	_		
J14H J14M	512 word x 4 bit ROM 1K word x 4 bit ROM	_	_	1512 2408	RU4D RU4F	128 word x 4 bit 256 word x 4 bit	_	_		
J 14IVI	IN WORD X 4 DIL HOM		_	2400	HU4F	256 WOIG X 4 DIL		_		
J14S	2K word x 4 bit ROM	_	_	3960	RU87	16 word x 8 bit	_			
J14U	4K word x 4 bit ROM	_	_	6776	RU89	32 word x 8 bit	_	_		
J18D	128 word x 8 bit ROM	_	_	1040	RU8B	64 word x 8 bit	_	_		
J18F	256 word x 8 bit ROM	_	_	1456	RU8D	128 word x 8 bit	_	_		
J18H	512 word x 8 bit ROM	_	_	2352	RU8F	256 word x 8 bit	_			
J18M	1K word x 8 bit ROM	_	_	3784	RU8H	512 word x 8 bit		_		
J18S	2K word x 8 bit ROM			6600	RUAB	64 word x 10 bit	_	_		
J18U	4K word x 8 bit ROM	_		11704	RUAD	128 word x 10 bit		_		
J18W	4K word x 8 bit ROM	_	_	21584	RUAF	256 word x 10 bit	_	_		
J1CD	128 word x 16 bit ROM	_		1456	RUAH	512 word x 10 bit	_	_		
J1CF	256 word x 16 bit ROM	_	_	2352	RUC9	32 word x 16 bit	_	_		
J1CH	512 word x 16 bit ROM	_	_	3696	RUCB	64 word x 16 bit	_	_		
J1CM	1K word x 16 bit BOM	_	_	6512	RUCD	128 word x 16 bit				
J1CN	2K word x 16 bit ROM	_	_	11400	RUCF	256 word x 16 bit				
J1CU	4K word x 16 bit ROM	_	_	21280	RUEB	64 word x 20 bit	_			
J1HF	256 word x 32 bit ROM	_	_	3696	RUED	128 word x 20 bit				
J1HH	512 word x 32 bit ROM		_	6512	RUEF	256 word x 20 bit	-	_		
J1HM	1K word x 32 bit ROM		_	11248 21128	RUH9	32 word x 32 bit		_		
J1HS	2K word x 32 bit ROM	_	_	21128	RUHB RUHD	64 word x 32 bit 128 word x 32 bit	_			
					NUND	120 WOID X 32 DIL	_	_		
					RUKB	64 word x 40 bit	_	_		
					RUKD	128 word x 40 bit	_	_		



NEC ASIC DESIGN CENTERS

WEST

401 Ellis Street
 P.O. Box 7241
 Mountain View, CA 94039

TEL 415 965-6533 FAX 415 965-6788

 One Embassy Centre 9020 S.W. Washington Square Road, Suite 400

Tigard, OR 97223

TEL 503 671-0177 FAX 503 643-5911

 200 E. Sandpointe, Bldg. 8, Suite 150 Santa Ana, CA 92707

TEL 714 546-0501 FAX 714 432-8793

SOUTH CENTRAL/SOUTHEAST

 16475 Dallas Parkway, Suite 380 Dallas, TX 75248

TEL 214 250-4522 FAX 214 931-8680

 Research Triangle Park 2525 Meridian Parkway, Suite 320 Durham, NC 27713

TEL 919 544-4132 FAX 919 544-4109

NORTH CENTRAL/NORTHEAST

 1500 W. Shure Drive, Suite 240 Arlington Heights, IL 60004

TEL 708 398-3600 FAX 708 577-9219

 One Natick Executive Park Natick, MA 01760

TEL 508 655-8833 FAX 508 653-2915

THIRD-PARTY DESIGN CENTERS

WEST

SOUTH CENTRAL/SOUTHEAST

NORTH CENTRAL/NORTHEAST

 Koos Technical Services, Inc. 385 Commerce Way, Suite 101 Longwood, FL 32750

TEL 407 260-8727 FAX 407 260-6227

 Integrated Silicon Systems Inc. 2222 Chapel Hill Nelson Highway Durham, NC 27713

TEL 919 361-5814 FAX 919 361-2019

NEC Electronics Inc.

CORPORATE HEADQUARTERS

401 Ellis Street P.O. Box 7241 Mountain View, CA 94039 TEL 415 960-6000 TLX 3715792

©1992 NEC Electronics Inc./Printed in U.S.A

15

For literature, call toll-free 8 a.m. to 4 p.m. Pacific time: **1-800-632-3531**

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics Inc. The information in this document is subject to change without notice. Devices sold by NEC Electronics Inc. are covered by the warranty and patent indemnification provisions appearing in NEC Electronics Inc. Terms and Conditions of Sale only. NEC Electronics Inc. makes no warranty, express, statutory, implied, or by description, regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. NEC Electronics Inc. makes no warranty of merchantability or fitness for any purpose. NEC Electronics Inc. assumes no responsibility for any errors that may appear in this document. NEC Electronics Inc. makes no commitment to update or to keep current the information contained in this document. IEU-7922. IP-8090 (990)

APR 0 6 1995

029789 __ K



Document No. 70020-5