

Description

The μPD41416 is a 16,384-word by 4-bit dynamic N-channel MOS RAM designed to operate from a single +5 V power supply. The negative voltage substrate bias is internally generated; its operation is both automatic and transparent. The μPD41416 utilizes a double-polylayer, N-channel, silicon gate process which provides high storage cell density, high performance, and high reliability.

The μPD41416 uses a single transistor dynamic storage cell and advanced dynamic circuitry throughout, ensuring minimum power dissipation. Refresh is accomplished by performing RAS-only refresh cycles, hidden refresh cycles, or normal read or write cycles on the 128 address combinations of A₀-A₆ during the refresh period of 2 milliseconds.

Multiplexed address inputs permit the μPD41416 to be packaged in a standard 18-pin dual-in-line package for high system bit density.


Features

- 16,384-word × 4-bit organization
- Single +5 V power supply ±10%
- Standard 18-pin plastic package
- CAS, OE or early write mode to control D_{OUT} buffer impedance
- Low power dissipation,
 - Active (t_{RC} = min): 303 mW
 - Standby: 28 mW
- Read, write, read-write, read-modify-write, RAS-only refresh, hidden refresh, and page mode capabilities
- 128 refresh cycles during 2 ms period

Performance Ranges

Device	t _{RAC}	t _{CAC}	t _{DEA}
μPD41416-12	120 ns	60 ns	30 ns
μPD41416-15	150 ns	75 ns	40 ns
μPD41416-20	200 ns	100 ns	50 ns

Pin Configuration




83-00-75A

Pin Identification

No.	Symbol	Function
1	OE	Output enable
2-3, 15, '7	I/O ₁ -I/O ₄	Data input / output
4	WE	Write enable
5	RAS	Row address strobe
6-8, 10-14	A ₆ -A ₇	Address inputs: A ₀ -A ₅ = Column address inputs A ₀ -A ₆ = Refresh address A ₆ -A ₇ = Row address inputs
9	V _{CC}	+5 V power supply
16	CAS	Column address strobe
18	GND	Ground

Block Diagram



AS-00-7768

Absolute Maximum Ratings

Voltage on any pin relative to GND	-1.0V to +7.0V
Storage temperature, T_{S1G}	-55°C to 125°C
Short-circuit output current, I_{OS}	50 mA
Power dissipation, P_D	1.0 W

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of the specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Capacitance

$T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$; $f = 1.0\text{ MHz}$

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Input capacitance address inputs	C_{I1}		5	pF		
Input capacitance strobe inputs	C_{I2}		8	pF		
Input/output capacitance, data ports	$C_{I/O}$		7	pF		

DC Characteristics

$T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$

Parameter	Symbol	Limits			Test Conditions
		Min	Typ	Max	
Supply voltage, V_{CC} high		4.5	5.0	5.5	V
Supply voltage, GND low		0	0	0	V
Standby supply current, I_{CC2}			5.0	mA	$R_{AS} = V_{IH}$, $O_{DOUT} = \text{High impedance}$
Input leakage current, I_{CI1}		-10		10	μA $0\text{ V} \leq V_{A1} \leq V_{CC}$, all other pins not under test = 0 V
Output leakage current, I_{CO1}		-10		10	μA O_{DOUT} is disabled, $0\text{ V} \leq V_{O1} \leq +5.5\text{ V}$
Output voltage, V_{O1} low		0		0.4	V $I_{OL} = 4.2\text{ mA}$
Output voltage, V_{O1H} high		2.4		V	$I_{OL} = -2\text{ mA}$
Input voltage, V_{II} low		-1.0		0.8	V
Input voltage, V_{II} high		2.4		5.5	V

AC Characteristics (Notes 2, 3, 4)

TA = 0°C to +70°C, VCC = 5.0V ± 10% (Note 1)

Parameter	Symbol	Limits								Test Conditions
		μPD41416-12		μPD41416-15		μPD41416-20		Unit		
		Min	Max	Min	Max	Min	Max			
Operating supply current, average	I _{CC}	—	55	—	50	—	45	mA	RAS, CAS cycling, I _{PC} = I _{PC} min. (Note 5)	
Operating supply current, refresh mode, average	I _{CCS}	—	45	—	40	—	35	mA	RAS cycling, CAS = V _{LH} , I _{PC} = I _{PC} min. (Note 5)	
Operating supply current, page mode operation, average	I _{CAS}	—	45	—	40	—	35	mA	RAS = V _{IL} , CAS cycling, I _{PC} = I _{PC} min. (Note 5)	
Random read or write cycle time	t _{RC}	220	—	260	—	330	—	ns	(Note 5)	
Read/write cycle time	t _{FWC}	300	—	355	—	445	—	ns	(Note 6)	
Page mode cycle time	t _{PG}	120	—	145	—	180	—	ns	(Note 6)	
Access time from RAS	t _{RAC}	—	120	—	150	—	200	ns	(Notes 7, 8)	
Access time from CAS	t _{CAC}	—	60	—	75	—	100	ns	(Notes 7, 9)	
Output turn-off delay from CAS	t _{C-OFF}	0	30	0	40	0	50	ns	(Note 10)	
Transition time, rise and fall	t _T	3	50	3	50	3	50	ns	(Note 4)	
RAS precharge time	t _{RP}	—	90	—	100	—	120	ns		
RAS pulse width	t _{PRAS}	120	10,000	150	10,000	200	10,000	ns		
RAS hold time	t _{PHS}	60	—	75	—	100	—	ns		
CAS pulse width	t _{PCAS}	60	10,000	75	10,000	100	10,000	ns		
CAS hold time	t _{PHS}	120	—	150	—	200	—	ns		
RAS to CAS delay time	t _{RCD}	25	60	25	75	30	100	ns	(Note 11)	
CAS to RAS precharge time	t _{COP}	0	—	0	—	0	—	ns	(Note 12)	
CAS precharge time, non-page cycle	t _{CPV}	25	—	25	—	30	—	ns		
CAS precharge time, page cycle	t _{CP}	50	—	60	—	70	—	ns		
RAS precharge, CAS hold time	t _{PHC}	0	—	0	—	0	—	ns		
Row address setup time	t _{ASR}	0	—	0	—	0	—	ns		
Row address hold time	t _{RAH}	15	—	15	—	20	—	ns		
Column address setup time	t _{ASC}	0	—	0	—	0	—	ns		
Column address hold time	t _{CAH}	20	—	25	—	30	—	ns		
Column address hold time referenced to RAS	t _{AR}	80	—	100	—	130	—	ns		
Read command setup time	t _{RCS}	0	—	0	—	0	—	ns		
Read command hold time referenced to RAS	t _{RCH}	20	—	20	—	20	—	ns	(Note 13)	
Read command hold time referenced to CAS	t _{CAH}	0	—	0	—	0	—	ns	(Note 13)	
Write command hold time	t _{WC}	35	—	45	—	55	—	ns		
Write command hold time referenced to RAS	t _{WCR}	95	—	120	—	155	—	ns		
Write command pulse width	t _{WP}	35	—	45	—	55	—	ns		
Write command to RAS lead time	t _{WR}	40	—	45	—	55	—	ns		
Write command to CAS lead time	t _{WCW}	40	—	45	—	55	—	ns		
Data-in setup time	t _{DS}	0	—	0	—	0	—	ns	(Note 14)	

AC Characteristics (Notes 2, 3, 4) (cont) $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$; $V_{CC} = 5.0\text{ V} \pm 10\%$ (Note 1)


Parameter	Symbol	Limits				Unit	Test Conditions
		μ PD41416-12		μ PD41416-15			
		Min	Max	Min	Max		
Data-in hold time	t_{IH}	35	45	55		ns	(Note 14)
Data-in hold time referenced to RAS	t_{IHP}	95	120	155		ns	
Refresh period	t_{RF}	2	2	2	2	ms	
WE command setup time	t_{WCS}	0	0	0		ns	
CAS to WE delay	t_{CWD}	95	120	155		ns	
RAS to WE delay	t_{RWD}	155	195	255		ns	
Access time from OE	t_{CEA}	30	40	50		ns	
Data delay time	t_{CED}	30	40	50		ns	
OE command hold time	t_{CEH}	0	0	0		ns	
Output turn-off delay from OE	t_{CEZ}	0	30	0	40	0	50 ns (Note 10)

Notes:


- (1) All voltages referenced to GND.
- (2) An initial pause of 100 μ s is required after power-up followed by any 8 RAS cycles before proper device operation is achieved.
- (3) AC measurements assume $t_T = 5\text{ ns}$.
- (4) V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
- (5) I_{CC1} , I_{CC3} and I_{CC4} depend on output loading and cycle rates. Specified values are obtained with the outputs open.
- (6) The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($T_A = 0^\circ\text{C}$ to 70°C) is assured.
- (7) Load = 2 TTL loads and 100 pF.
- (8) Assumes that $t_{RCD} \leq t_{RCO}$ (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
- (9) Assumes that $t_{RCO} \geq t_{RCD}$ (max).
- (10) t_{OFF} (max) and t_{OEZ} (max) define the time at which the output achieves the open circuit condition and are not referenced to V_{OH} or V_{OL} .
- (11) Operation within the t_{RCO} (max) limit insures that t_{RAC} (max) can be met. t_{RCO} (max) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCO} (max) limit, then access time is controlled exclusively by t_{CAC} .
- (12) t_{CRP} requirement should be applicable for RAS, CAS cycles preceded by any cycle.
- (13) Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- (14) These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in delayed write or read-modify-write cycles.

Timing Waveforms


Read Cycle



OE-Controlled Write Cycle




Write Cycle (Early Write)




5


"RAS-Only" Refresh Cycle



Read-Write/Read-Modify-Write Cycle




Hidden Refresh Cycle




Timing Waveforms (cont)

Page Mode Read Cycle



Page Mode Write Cycle (Early Write)



Page Mode Read-Write/Read-Modify-Write Cycle

